INVESTIGATIONS INTO TRAINABLE PICTURE PROCESSING SYSTEMS

A thesis submitted for the degree of Doctor of Philosophy of the University of London

by

Martin Mayer

Department of Physics Royal Holloway College University of London

No. A00. No.

August 1982

ProQuest Number: 10097528

All rights reserved

INFORMATION TO ALL USERS The quality of this reproduction is dependent upon the quality of the copy submitted.

In the unlikely event that the author did not send a complete manuscript and there are missing pages, these will be noted. Also, if material had to be removed, a note will indicate the deletion.



ProQuest 10097528

Published by ProQuest LLC(2016). Copyright of the Dissertation is held by the Author.

All rights reserved. This work is protected against unauthorized copying under Title 17, United States Code. Microform Edition © ProQuest LLC.

> ProQuest LLC 789 East Eisenhower Parkway P.O. Box 1346 Ann Arbor, MI 48106-1346

M. MAYER

INVESTIGATIONS INTO TRAINABLE PICTURE PROCESSING SYSTEMS

ABSTRACT

This work concerns the development of a new type of picture processing system for images represented as digital arrays of pixels. This is a synthesis of two established ideas, already under independent investigation. The first of these is picture processing by look-up tables. This is a fast method of generating pixel outputs as a result of input pixels accessing a particular region of a look-up table, pre-loaded with the required data. The second idea is the use of RAMs as learning machines. Here, RAM elements are connected together so as to be alterable in data content by training stimuli in a coherent manner. This results in a system able to exhibit definite responses to later test stimuli, and thus identify these stimuli unambiguously.

The methods used for bringing these two concepts together are described here. A practicable picture processor results, which can be trained by examples. That is, it can perform a picture transformation simply by presenting to the machine (in a prior training phase) examples of the process. From this, the machine deduces the information necessary to be able to perform the same transformation on unseen patterns.

Experiments have been performed on a wide range of variations on this theme. Different types of machines acting on different data and tasks have been tried, under various conditions. A description is given of these machine variations, together with a generalized system for describing such variations more formally. The machines were simulated in practice on a microcomputer system. The simulation software used in these investigations is also described.

Finally, the implications and limitations of such machines are discussed with reference to their ultimate performance and possible applications in fields other than picture processing.



"Contrariwise," continued Tweedledee, "if it was so, it might be; and if it were so, it would be; but as it isn't, it ain't. That's logic."

Lewis Carroll

CONTENTS

Abstr	ract	2
Front	tispiece	3
CHAP	TER 1	
LEARN	NING PICTURE PROCESSORS	
1.1	Introduction	8
1.2	Applications	8
1.3	Alternatives in Picture Processing	10
1.4	Basic Problems in Picture Processing	14
1.5	The Need to Avoid 'ad hoc' Development	17
1.6	RAMs as Processors in Learning Machines	19
1.7	The Proposed Learning Picture Processing Machine .	21
1.8	A Summary of the Following Chapters	21
CHAPT	IER 2	
RAM	DEVICES AS LEARNING PICTURE PROCESSORS	
2.1	The General RAM Logic Device	23
2.2	RAM Nets in Picture Processing	24
2.3	The Need to Train RAM Machines	25
2.4	The Use of a Scanning Window to Reduce Data Input .	27
2.5	The Advantages of Using a Scanning Window	31
2.6	Processing within the RAM Picture Processing Machine	32
2.7	Practical RAM Picture Processor Layout	34
2.8	Mode of Operation	36
2.9	Preliminary Conclusions about RAM Picture Processors	39

CHAPTER 3

EXPERIMENTS WITH BASIC LPP MACHINES

3.1	An Introduction to the Experimental Work \ldots .	•	42
3.2	Picture Processing Tasks for the Simple LPP Machine	•	43
3.3	An Outline of the Computer LPP Simulator	•	46
3.4	Experiment 1 : Proving Run	•	47
3.5	Experiment 2 : Training Set Size	•	51
3.6	Experiment 3 : Initialisation	•	57
3.7	Variations in the Memory Matrix Format	•	60
3.8	Experiment 4 : Two and Many Valued M.M. Cells	•	64
3.9	Experiment 5 : Variable Output Threshold and $\hfill .$ Grey Level Output	•	73
3.10	Summary of Experiments 1 - 5	•	82
CHAP	TER 4		
THE	GENERAL LEARNING PICTURE PROCESSOR		
4.1	An Introduction to the Development of a General . LPP Machine	•	84
4.2	Variations in the Internal Data Processing of the LPP Machine	•	85
4.3	The Handling of Picture Data in the Testing Phase	•	94

4.6 Compounded Variants : The Problems of Complex . . . 99 LPP Machines

CHAPTER 5

EXPERIMENTS WITH MORE ADVANCED LPP MACHINES

5.1 An Introduction to Further Experimental Work . . . 1015.2 Experiment 6 : A Range of Picture Processing Tasks. 101

5.3	Experiment 7 : Tri-state/Bi-state Memory Matrix 10 Cells	7
5.4	The Concept of a 'Trained Percentage' 11	4
5.5	Experiment 8 : Augmenting Training by Window 12 Symmetry Operations	: 1
5.6	Experiment 9 : The Effect of Scan Direction on an . 12 Anisotropic Picture Processing Task	7
5.7	Experiment 10 : 5-bit Window and the Direct 13 Examination of the Memory Matrix	5
5.8	Interpretation of LPP Machine Algorithms 14	6
5.9	Experiment 11 : The Variation of TP with Training . 14 Set Size	8
5.10	Experiment 12 : Down-Loaded Memory Matrix 15	2
5.11	Summary of Experiments 6 - 12	6

CHAPTER 6

EXPERIMENTS EMBODYING SPECIAL TRAINING TECHNIQUES

- 6.1 Experiment 13 : Training by Specially Prepared . . 158 Examples
- 6.2 Experiment 14 : Variations in the Addressing . . . 184 Function

CHAPTER 7

THE SIMULATION OF LEARNING PICTURE PROCESSORS

ON A MICROCOMPUTER

7.1	The LPP	Need for Software Simulation of the Machine	•	•	•	221
7.2	The	Specification of a Suitable Simulator	•	•	•	223
7.3	The	Hardware Available for Picture Processing	•	•	•	228
7.4	The	Structure and Operation of the Simulator	•	•	•	229

6

7.5 The Introduction of LPP Machine Variants into . . . 237 the Basic Simulator 7.6 An Example of the Simulator in Operation 238 CHAPTER 8 CONCLUSION 8.1 8.2 8.3 8.4 8.5 8.6 Wider Applications of Trainable Systems 252 8.7 Future Trends In Artificial Intelligence 255 8.8 Assembly Listing of LPP Software 266 APPENDIX 1 Simulator

CHAPTER 1

LEARNING PICTURE PROCESSORS

1.1 Introduction

The advent of data processing that followed the development of the digital computer brought with it many entirely new disciplines. Amongst these is a set of applications that requires deductive and intuitive processing, related to the processes of reasoning and perception in the brain. One of the more important examples of this is concerned with visual image processing and classification, an area that has been ever more closely studied over the last two decades.

1.2 Applications

There are many applications of machines able to process and classify pictures, and several examples of these will be given here.

Optical character recognition is of great use in the world of business - many types of document formerly read by human operators can be read and subsequently processed entirely by machine (69,10). In medical applications, image analysis may take many different forms (75), including X-ray screening (34), cancer cell scanning (18) and radiograph analysis (36). These all exhibit characteristic patterns, enabling subsequent diagnosis of symptoms - also by machine (56). A combination of OCR and the medical field results in practical blind reading aids (54).

space applications are also under Military and investigation (29), although such applications may be classified and consequently difficult to research. Automatic identification and tracking of objects is often the goal here, for the purpose of targetting weapons automatically (39). Space satellites send picture data in need of considerable processing in the form of filtering (eg. for noise removal) or other tranformations (eg. to remove distortions, blurring or compression and expansion for the extraction of the maximum information (44)). Video images (of any subject) can make use of filtering operations or modifications for special effects. even The present of video effects mixers used on broadcast generation television are examples of this. Security systems make use of CCTV systems for alarm automatic monitoring of situations, and subsequent matching and identification of faces or fingerprints that may be recorded (17,62).

Scientific laboratories can make use of machine scanning of signals (often comprising vast quantities of data) in a search for a particular pattern or feature (68,67). The type of features sought are often abstract, to the extent that even human observers can sometimes be unsure of identification.

Many industrial applications also exist - a robot assembly device can benefit from visual input (3,8,46). This must be suitably processed to give the relevant information to help it as a capable and, more important, general-purpose tool. This can be extended to transportation, where visual inputs to an autonomous vehicle can greatly aid its movements in unknown territory (33). This can be applied across a wide range of complexities - from manoeuvering fork lift trucks to piloting aircraft.

There is obviously considerable scope in the choice of a problem to be tackled. Unfortunately this may give rise to a multitude of attempts at solutions - often 'tuned' to a particular application. While this undeniably extracts the maximum potential from a solution, many are left very specific and over-adapted to a particular application. They become no longer suited to a range of users. There are vast numbers of alternatives to be explored even within each attempt at a solution.

1.3 Alternatives in Picture Processing

At every level of the search for a picture processing solution, there are alternatives to be considered. This may slow the progress of research by directing it towards a 'tuned' solution, specific to a problem. It can also be cited as a reason for assuming that no general solution exists. It is in an attempt to generate at least a partially general picture processing solution that the work described in this thesis has been carried out. While it is necessary to make several specific choices before any form of picture processing can commence, it will be shown here that a single, simple machine can readily perform a relatively large range of tasks without further specialisation.

1.3.1 Alternatives in the Representation of Picture Data

The alternatives that exist in picture processing begin with the data. The data are in some form of organised, reproducible representation of visual images, with a large number of alternative storage methods available. Analogue storage has been used (37) in the days before the advent of cheap digital devices, yet today the latter method is used almost exclusively.

Digital pictures are most often represented as twodimensional arrays of picture elements (pixels). The number of elements and their spatial relationship are some of the first specified in such picture alternatives to be processing machines. Once the number of pixels per picture and the tessellation have been defined, the quantity of information per pixel is be decided. The representation can vary from simple binary (black and white) to a full range of colours at each point. Subsequently, if the picture is to represent a moving image, a frame repetition rate must be Frequently, a single static picture is used in specified. experimentation, but ultimately many of the applications mentioned above would require the use of moving pictures. This is for two reasons:

- 1 many pictures change in time (which must be recorded),
- 2 much potentially useful information can be gathered from the manner of these changes.

Normal TV video rates are often used as a standard, to suggest some values for these variables. This rate is equivalent to approximately 12 bits per pixel, 625 by 833 pixels per frame and 25 frames per second for a full colour, moving television quality image. This is equivalent to a gross data rate of -10^8 bits per second, and is cited as a goal for many current devices (78). Alternative data rates are well-known and documented in many books on the subject (7,15).

1.3.2 Global or Local Processing of Data

Broad alternatives also exist in the processing carried out on the data. The choice to be made is between local and global approaches. In the former case, processed areas of the picture are solely a function of the local area in the picture before processing. Global processing allows any processed picture area to be a function of any or all of the regions in the unprocessed picture. Global operations lend themselves well to transform processing - possibly by optical means (47). At present this method has enormous advantages in speed over discrete processing, being effectively instantaneous. However, when implemented on serial processors, global processing is necessarily much slower than local processing. This is the predominant factor accounting for the emphasis on the latter in much of the image processing literature.

1.3.3 Sequential or Parallel Processing

In the case of local processing of discrete pixel arrays, there exists the alternative of parallel or sequential processing (63). In the former, all localities are processed simultaneously (either actually or effectively). Each resultant new local area is created in a different picture space from the original picture. Several hardware devices have been created with architecture to implement this type of processing (16,26,28).

In sequential processing, each locality is processed to finality before the process is applied to the next area in an ordered scan. The processed results are inserted back into the original picture space. This results in the input to the processor being part processed, part unprocessed pixels. This has important implications in many types of picture processing where topological variables such as connectedness are involved (70).

1.3.4 The Choice of the Size of the Locality

The size of the locality or neighbourhood mentioned above is related to the overall picture size and the number of pixels within it. This 'window' size is a major factor in such processing and is chosen subject to two constraints: with a large window there is the potential for more powerful processing, yet the smaller the window the faster and simpler the process.

1.3.5 The Choice of Algorithms

The final choice, and possibly the most important of all in picture processing is that of the actual algorithm employed. At this point it is interesting that a distinction can be drawn between an underlying strategy and the device-dependent algorithm, giving rise to yet further alternatives in approach.

Here is considerable scope for what is often a rather arbitrary variation. Algorithms are generated by introspective analyses of how the process should be done, and thereafter results of their evaluated on the application. Comparisons between man and machine have been made (57), which are inclined to suggest man's methods as a suitable, if not the only source of solutions. Consequently, this is the area of picture processing most subject to 'ad hoc' solutions, and is thus where the main thrust of this thesis is aimed. A successful search will be made for a method of generating algorithms not based on such 'ad hoc' solutions. This will rely on examples of processed pictures alone, rather than premeditated methods of achieving these processed pictures.

1.4 Basic Problems in Picture Processing

The alternatives above lead to considerable problems in finding picture processing solutions. These may be summarized generally into three aspects:

- 1 there are vast quantities of information to be . stored and processed,
- 2 the time taken to process pictures in real time must be controlled,
- 3 the processes to be executed are not known.

The ideal solution sought here will have to be fast, efficient and capable of generating its own algorithms.

The problem of speed cannot be overlooked in many applications which, once divorced from the laboratory, must

ultimately work in real time. This requires efficient algorithms capable of working quickly to generate outputs from inputs: yet even this is usually insufficient. Special purpose hardware is currently necessary to approach the data processing rates required. Early attempts at reducing the execution times of processors resulted in parallel machines (79,80) as an approach to speeding up the hardware. The current generation of programmable general purpose computers is still far too slow to cope with the video data rates cited above as a standard. The hardware that must be produced is often grossly restricted in its adaptability to This may result in forced even closely related problems. simplifications of the algorithms that can be implemented in the chosen application area.

Look-up tables are examples of such systems used for pixel value transformations (1). Shift register delay lines are examples that allow the processing of windows of pixels that are spatially adjacent, but temporally distant in serial data streams (42,74).

The solution proposed here will be based on a novel use of look-up tables in a writing mode, as well as a reading mode.

Apart from speed, the other major problem is that the algorithms required are unknown. That is, while the results required of the picture processor can be defined (perhaps by examples) there are no clues to the methods of solution. Attempts at finding the human methods employed here (31,71) have not been easily translatable into machine form. The usual approach is to break down the process into a set of 'primitives' - that is, a set of relatively well-defined tasks capable of at least some successful intuitive solutions. These range from the trivial (such as inversion, or the removal of 'salt and pepper' noise) to the complex (such as thinning or object identification). These are often combined in a particular sequence to produce the overall image transformation required for a particular application.

Laudable attempts have been made at organising the tools to search for these algorithms. Examples of these are the VICAR software package developed at JPL, California (15); and the SUSIE package at Southampton (9). These command type languages relieve the researcher from the mundane aspects of picture processing, allowing concentration on the actual image processing techniques under investigation. A similar type of language has also been developed for pattern recognition: JANSYS at Brunel University (55).

However, solutions proposed as a result of these and other methods are further complicated by the choices highlighted in Section 1.3 above. This often confuses the pursuit of a good solution. Good proposals can be lost in an unfortunate combination of parameters (such as size, type of picture, etc.) thus obscuring the way ahead. As Groh stated in 1978 (32), it is for these reasons that "technical picture processing is still in its infancy".

In an attempt to avoid this arbitrariness in the cycle from problem definition to problem solution, the work in this thesis is proposed. Indeed, the broad range of solutions covered in several recent review papers (64,81) illustrates the fact that no genuinely 'best' strategies have crystallized.

1.5 The Need to Avoid 'ad hoc' Development

An example of where this 'ad hoc' nature of the art has resulted in an inefficient collection of algorithms is in the task of thinning. Thinning here is defined as the successive erosion of the edges of a figure until a unit width, connected skeleton remains along the figure's limbs (22). The algorithms that have been generated in the past (70,10) are not generally guaranteed to work. They may break the figure, or not discriminate between noise and limbs, or simply produce inaccurate skeletons. This record of bad performance has stimulated the generation of new, complex or arbitrary algorithms; but unfortunately these are not derived evolutionarily from earlier solutions (43). There is a need for algorithms to be 'guaranteed' to do the job, and one aid to achieve this is to define a 'requirements specification' before attempting to find a solution to meet it. Thereafter any proposed solutions can be tested to ensure they meet these specifications.

Thinning has arisen as a non-trivial problem that has been continually attempted because of its potential use, and actual implementation, in many practical applications. It has been used in printed circuit board manufacture (59), inspection of fibres on air filters (24), fingerprint classification (60) and chromosome analysis (38). The requirements can be specified as a capability to simplify the image by a reduction in limb width for subsequent analysis or data compression purposes. The difficulty is that this is a global problem where long-range features have to be taken into account, and is thus not strictly solvable with the often proposed local solutions. To define the problem explicitly, a set of requirements can be expressed about the required thinning algorithm.

- 1 It must transform the image to a unit width skeleton.
- 2 It must maintain connectedness.
- 3 It must retain any line ends that it locates.
- 4 It must modify the image isotropically.
- 5 It must complete its task in a reasonable length of time.

Algorithms have been developed under these conditions, yet still found lacking, by breaking limbs (23), being over-complex and hence slow, or having other shortcomings. Although it is somewhat artificial to separate these properties in this manner, this can focus attention on the minimum requirements. Algorithms are usually proposed as complete solutions - and failure to identify sub-tasks or constraints properly is often the fundamental problem. meet Indeed, an attempt to all the requirements simultaneously usually results in not meeting some at all. However, acceptance criteria are highly desirable for quantifying the usefulness of a given algorithm. This may also tend to generate algorithms designed from the 'top down', with the advantage that they can be tailored to applications by re-adjustment of requirements at the design stage. Different tesselations, noise characteristics and noise levels are but three examples of variations that might invalidate a given algorithm. Ideally an algorithm should be readily modifiable to meet the new conditions. The only requirement is to produce a skeleton of predictable accuracy under given conditions. Until recently (22), there has been

no mention of such skeleton accuracy standards in the literature.

Davies and Plummer (22) have approached the problem with this methodology. A family of algorithms has been proposed that can be guaranteed to generate a skeleton rigorously defined as 'adequate'. These algorithms can be adapted to a range of conditions and thus are no longer 'ad hoc' solutions, but transportable between applications.

This structured approach to image processing is preferable - execution of a cycle of requirement validation. specification, solution development, and However, an alternative is proposed in this thesis, which even avoids the need to generate a solution by intelligent considerations. If the requirements can be specified formally, a device can in principle be created capable of from these generating its own algorithms directly The method used here for specifying the specifications. problem is the provision of examples of processed data. Additionally, this no longer restricts the task to thinning, or any picture processing task. The device is capable of performing any task that can be specified by the examples, and is not subject to any 'ad hoc' proposals of solutions. A device capable of such action will be described in the following sections.

1.6 RAMs as Processors in Learning Machines

It has been suggested that the present work will try to avoid any arbitrariness in finding solutions. Thus one of the most suitable sources of information available to define the requirements is a set of examples. A picture set exists (or can be created) to illustrate the processes to be performed. The problem has consequently been modified to the creation of a machine capable of responding coherently to these examples, such that it can later copy the process onto new data. The example data themselves are used to drive the machine, to re-order it internally in such a way that it can reproduce the picture processing task on which it was trained.

RAMs have been identified as universal devices capable of emulating any logic circuit (2). In particular, RAMs have been examined in considerable depth by Aleksander et al. : as 'n-tuple' learning machines for pattern recognition (4,82,83). Such machines can be trained to respond to a pattern/class pair, such that they can later generate correct classes from unseen patterns (11,72,77). It will be shown here that a similar type of machine can be created that will react to a pair of examples, consisting of a raw picture input, together with a processed picture input. Such a machine will generate 'correct' output pictures from unseen inputs, and should fulfil the requirements above for avoiding arbitrary designs of algorithms.

The machine should be general in the sense that it will be:

```
1 task-independent,
```

2 capable of handling different tasks with a change of examples rather than re-programming,
3 able to handle different task complexities,
4 able to process different picture formats and
5 capable of generalisation.

This last point is of fundamental importance to any intelligent machine. In this context, the property of generalisation can be defined as the ability to process, correctly, pictures not previously seen as examples. For a learning picture processor to be of any use, this is vitally important. The question of whether the performance is 'sufficient' to be useful is to be investigated here.

1.7 The Proposed Learning Picture Processing Machine

The characteristics of the machine proposed herein are summarized below. This is an attempt at finding an optimum solution to producing an output picture data set, correctly transformed from an input picture data set. Assuming that examples of these data sets are available for training, a machine is proposed that can generate the required algorithm autonomously. This machine will be implemented in RAM devices used as modifiable look-up tables. This will be shown to result in fast operation - as seen elsewhere with this type of device (1,61,62). A practical version of the machine will be described, which makes use of currently available hardware technology.

1.8 A Summary of the Following Chapters

Chapter 2 will introduce the methods by which practical learning machines may be organized to process digital pictures, having learnt to do so only by example.

Chapter 3 will document preliminary practical ex-periments on such systems, and illustrate the results with

some proposals for modifications and improvements.

Chapter 4 will show a structured approach to the generation and categorisation of variations on the basic theme, and will propose a 'general machine'.

Chapters 5 and 6 represent the bulk of the experimental work which investigates a number of variations by experiment. The evaluation of the results leads to a convergence onto some general rules regarding such systems' behaviour.

Chapter 7 documents the simulation process used throughout these experiments, for creating and operating this range of learning picture processors on a conventional digital computer.

Chapter 8 will conclude by summarizing the implications of the systems proposed here, in the light of the current position of image processing; and also make some specific suggestions for further work. Some rather more general conclusions will also be drawn regarding the applications of learning machines in the future.

While this work addresses itself to the practical aspects of twodimensional pattern learning, there already exists a considerable body of work on theoretical one-dimensional learning - grammatical inference. This shows the potential power of a negative sample, (ie. training indicating what <u>not</u> to do) which has interesting implications for the work presented here. The following reference will serve as an introduction to this sphere :

÷

Feldman J. 'Some Decidability Results on Grammatical Inference and Complexity.' Information and Control Vol 20 pp244-262 1972.

CHAPTER 2

RAM DEVICES AS LEARNING PICTURE PROCESSORS

2.1 The General RAM Logic Device

It has been known that practical pattern long recognition machines must incorporate RAM nets. These can form the storage elements within machines utilising techniques such as n-tuples (13), nearest neighbours (19), feature extraction (41) and template matching (37) for pattern recognition. Machines can also be constructed entirely of RAM nets - possibly of many layers - in a closer analogy to а living neural net. These randomly interconnected devices can form nets with considerable information processing abilities. This type of machine is used in the multi-layer net (MLN) approach to pattern recognition (21).

The use of RAM nets in various configurations for pattern recognition comes from the fact that RAMs are universal logic devices. This is a development of earlier work on universal logic circuits using RAMs or RAM-like devices in single layer net (SLN) structures (2).

To illustrate the generality of RAMs, consider any combinational logic block with n binary inputs and m binary outputs. For any given n-bit input word, the block generates an m-bit output word. Now consider a RAM element with an n-bit addressing input and an m-bit data output. This too can generate any combination of m-bit output words when fed with n-bit input words. Evidently the RAM has to be programmed with the correct data initially to perform this emulation properly. However, it can still in principle perform any of the $(2^m)^{2^n}$ functions that an n-bit input logic device can exhibit at its m-bit output. Hence a RAM loaded with the correct data can emulate any other combinational logic block.

While this has been shown to be possible in theory, the large value of 2^{n} .m - the number of storage bits required in the RAM block - would be impossibly large for a machine of any useful size (4). In addition, the time taken to program it would be inordinately long. However, techniques can be applied to enable practically-sized RAM nets to be used successfully in pattern recognition. These techniques usually involve some form of reduction of the input data resulting in realisable sizes of machine.

2.2 RAM Nets in Picture Processing and Pattern Recognition

The reduction of input data necessary for practical pattern recognition machines usually involves the extraction of subsets or functions from the input data (25,13). Common examples of these subsets are n-tuples and local or global features, which may possibly be combined into feature vectors. These machines are internally composed of identical sections arranged in parallel - one for each class of pattern to be identified. This results in the size of a pattern recognition machine being directly proportional to the number of classes it is capable of resolving. The input all these parallel channels passes through pattern simultaneously and a decision is made as to the most appropriate class label for the pattern.

A process closely allied to pattern recognition is picture processing, where a picture (possibly destined for eventual classification) is transformed into an improved, extended or otherwise modified version of itself. The purpose of this is, typically, to facilitate later processing the picture may undergo - whether by man or machine. However, it is important to note that in the present context when comparing picture processing with pattern recognition, a processor is a single channel device, whereas a classifier is a multi-channel device.

Thus, it may be predicted that such a machine would be smaller in general than an equivalent classifier designed to handle the same type of pictures. A picture processing RAM machine would be of a size comparable with a single class channel of a classifier. This will later be shown to be the case in practice (see Section 2.7).

2.3 The Need to Train RAM Machines

As mentioned in Section 2.1, a RAM machine can emulate any combinational logical device, provided it is programmed with the correct data initially. This pre-programming or 'training' phase is vitally important, as the performance of the RAM machine - whatever its task - depends heavily on the quality and quantity of training received.

For any RAM machine to perform usefully it must generate some dependant output variable that is a definite function of an independent input variable. In training, the machine is presented simultaneously with examples of the input variable (A_{tr}) and the corresponding output variable (B) - generated by the function (f) to be learnt (ie $B=f(A_{tr})$). In this manner, the RAM machine will learn the function it is to perform on any input variable presented to it in future.

Thus, if the training is adequate the RAM should be able to show coherent performance in a test period. Here, it will be presented with only a new input variable (A_{te}) , enabled to read, and expected to generate the new output variable (C, where $C=f(A_{te})$, f being the function learnt earlier).



Fig 2.1 Training and Testing Phases of a Learning RAM Device

The usual meanings of the data types A_{tr}, A_{te}, B and C are given below in Fig 2.2 for pattern recognition: this figure also shows a possible set of interpretations for the case of image processing.

Process	Trai	ning		Testing
Pattern Recognition	Pattern A _{tr} Input Picture Recognition (Example of I/P Classification Given Below)		A _{te} I/P	Input Picture (To be Classified by Machine)
	B Exam Labe I/P	ple of Class l of Above	C 0/P	Class Label of Above, Generated By Machine
Picture Processing	A _{tr} Input (Exar I/P Proce Given	t Picture nple of essing n Below)	A _{te} I/P	Input Picture (To be Processed by Machine)
	E Examj Proce I/P of Al	essed Version cove	0/P	of Above, Generated by Machine.

Fig 2.2 Meanings of Inputs and Outputs for RAM Pattern Recognition and Picture Processing Machines

2.4 The Use of a Scanning Window to Reduce Data Input

There is a need in picture processing, as in pattern recognition, to reduce the amount of storage required from that used by the 'brute-force' method shown above. For pictures comprising n bits of data, the storage requirement would be 2^{n} .n bits for such a brute-force picture processing machine. Using practically sized pictures (n=256 or more) this value reaches 10^{76} bits of storage - an obviously impractical value.

The methods used for storage reduction in pattern classification are not necessarily the best or even suitable for doing the same job in picture processing. This is due to the fundamentally different natures of the tasks to be learnt. The former relies primarily on global features and

is not concerned with the exact spatial relationship between adjacent points in the input picture.

(This fact is to some extent justifiable, since if a pattern recognition method is to remove the maximum amount of redundant information from a picture in one major process, in order to classify it, it must retain features that are as nearly as possible uncorrelated. Hence pattern recognition tends to be less concerned with what is happening in local neighbourhoods of a picture.)

Picture processing however, depends on these local features and short range patterns in the input picture. This equal dependence on local patterns - wherever they originate in the picture space - would suggest the use of a small scanning window as a suitable method of reducing the data derived from the input picture.

The application of a scanning window extractor to an n-bit input picture results in the generation of a w_i -bit window for each stage of the scan. This value (w_i) is much less than the number of bits contained in the whole input picture (n); hence a large reduction in the storage requirements can be expected. (It has been assumed in this early discussion that each picture element or pixel is composed of a single binary digit to simplify the analysis.)

To cover the entire picture, this window extractor requires two co-ordinate parameters (x,y) as input to define the current position of the window to be extracted. One complete run will involve the extraction of n separate windows while cycling through all possible values of (x,y)once (Fig 2.3).



Fig 2.3 Application of a Scanning Window Extractor To the Input Picture

This reduction in the number of inputs at A considerably reduces the storage requirements - by a factor $(2^{w_i}/2^n)$, which is very small. (It should be recalled that $w_i < n$ thus $2^{w_i} << 2^n$.)

The use of a scanning window on the input picture suggests further opportunities to reduce storage, and also to reduce irrelevant data in the example picture at input B. This irrelevant data is the part of the example picture that is not inside the window being currently extracted from the input picture. This stems from the earlier realisation of the fact that a picture processor deals only with local operators, so that only the region of the example picture near (x,y) is of any use in determining the processing operation to be performed on the region near (x,y) in the input picture (Fig 2.4).



Fig 2.4 The Use of Two Synchronised Scanning Window Extractors on the Input and Example Pictures

This suggests a method of generating the output picture. In training the machine scans the pair of input pictures sequentially. In testing it can similarly scan the input picture to be processed, while synchronously generating the output picture. This can be seen as re-creating a large (n-bit) output picture from the smaller (w_o-bit) data output derived from the RAM memory matrix.

The machine described above uses three synchronized scanning window devices - although only two (shown as I and II below) are used in training, and two (shown as I and III below) are used in testing (Fig 2.5):

Device	Type		Function
I - ((II - (Window Extractors)))	sequentially extracts w _i - (or w _e -) bit windows from an n-bit input (or example) picture
III - (((Picture Generator)))	sequentially generates an n-bit output picture from successive w _o -bit windows

Device I acts on the Input Picture in training and testing; Device II acts on the Example Picture in training only; Device III acts to form the Output Picture in testing only.



Fig 2.5 The Use of Three Scanning Devices to Read Inputs and Generate Outputs in a RAM Picture Processor

2.5 The Advantages of Using a Scanning Window

This use of a scanning device means that not only is the storage requirement much reduced, but also the training

received from a single pair of input pictures A_{1r} and B is much increased. This is because the number of training sets received from each single pair of pictures is increased to n sets of values. Since the machine receives many more training sets of data from each pair of pictures and can effectively intermix such feature subsets to recreate whole patterns, it can begin to generalize. That is, it gains the ability to be able to process pictures in the testing phase not seen previously in the training phase. This is as opposed to the brute-force machine seen earlier (in Section 2.3) where there is no opportunity to generalize over pictures. Here, each n-bit picture would have addressed one unique cell in the memory matrix, chosen from the 2" cells present. This machine could not process pictures not seen before, as the memory matrix cells corresponding to those as yet unseen pictures would not have been set before. This property of generalisation is one of the fundamental reasons for using such an architecture, as it is an essential requirement for any practical picture processor, just as it is for any practical pattern recognition machine.

2.6 Processing within the RAM Picture Processing Machine

The actual use made of the incoming data by the RAM machine will now be considered. It has been shown (Section 2.4) that this decrease in the RAM storage requirement results from two causes: the reduction in the incoming data width from n to w_i bits in the case of the input picture, and from n to w_e bits for the example picture. This implies the simplest and, as will be shown later, completely practicable arrangement for processing the

incoming data.

The window extracted from the input picture forms the address lines of the RAM, and the window extracted from the example picture in training forms the data input lines of the RAM. Consequently, the data output lines of the RAM will be used to form the window for generating the output picture during testing (Fig 2.6).

This implies that $w_0 \leqslant w_e$, and the simplest and again practical arrangement is to have $w_0 = w_e$. That is, the output window used to generate the output picture uses the whole of the original example window stored in training.



Fig 2.6 Data Handling in a Practical RAM Picture Processing Machine

2.7 Practical RAM Picture Processor Layout

In order to facilitate understanding of the machine in this and the next section, some numerical values for the variables introduced so far are given in Fig 2.7. This will illustrate the layout and operation in actual learning and application of a picture processing task with real data. These numerical values are by no means optimum, but are practical and have been shown to work. (A fuller treatment of the type and range of possible values will be given later in Chapter 4.)

This hardware layout results in the following features:

Window Extractor I

This uses a 256-bit input pattern and a pair of 4-bit (x,y) co-ordinates to define a 9-bit output window. The latter contains the centre point value at (x,y) and its surrounding 8 nearest neighbours. This 9-bit word is used to address one of the 512 (=2⁹) locations in the memory matrix of the RAM.

Window Extractor II

This similarly takes a 256-bit example pattern and the two 4-bit co-ordinates to define a 1-bit output window, containing only the centre point value at position (x,y). This is used as the data input for the RAM during training.

The RAM

This has 9 address lines, and 1 data input line, giving a store size of 512 1-bit words. The control line defines the mode of operation as being either 'write' or 'read' in training or testing respectively.

Variable	Function	Value	Comment
n	no.of pixels in picture field	256	(=16 ²) : a coarsely digitized two dimensional picture
Ψi	no.of pixels in window extracted from input picture	9	(=3 ²) : i.e. 3x3 pixel window with a centre point and eight neighbours (implies a rectangular grid)
Ψe	no.of pixels in window extracted from example picture	1	the centre point value only, with the same x,y values as above
Ψ _ο	no.of pixels in window used to generate output picture	1	a single point is inserted in the output picture at x,y (recall : w _o =w _e)
х,у	length of side of digitized picture	16,16	a square picture (n=xy)
Ъ	no.of bits per pixel	1	a binary (black and white) picture

Fig 2.7 Numerical Values of Variables in a Practical LPP Machine

Picture Generator III

This takes a 1-bit data output from the RAM and two 4-bit co-ordinates (x,y) to gradually define a 256-bit output pattern in testing. The pixel value supplied is inserted in the picture field at position (x,y).

(x,y) Co-ordinate Generator

This cyclically scans through all values of x (from 0-15) and for each value of x scans through all values of y (0-15). This covers the entire 256-bit picture
systematically, and 'drives' the above Devices I, II and III.



Fig 2.8 Hardware of a Practical RAM Picture Processor

2.8 Mode of Operation

The operation of the machine described above will be described in two phases of operation, training and testing.

Training

The machine is presented simultaneously with two 256-bit pictures - the input pattern (IPP) and the example pattern (EXP). (The example pattern should be a transform of the input pattern, modified according to the processing task the machine is to learn.) From each point in the input picture the machine extracts a (3x3) window. This is used to form the address, defining one of 512 locations in a 512 by 1-bit RAM array. A single data bit point is simultaneously extracted from the corresponding position in the example picture. This value is written into the RAM location now selected. This process is repeated for each pixel in the pattern field, and then possibly for further pairs of pictures, if the training is to involve more than one pair of pictures.

Testing

The machine is presented with a single 256-bit picture, the input pattern (IPP), and is expected to produce one 256-bit picture - the output pattern (OPP). (This output pattern should ideally be a correctly transformed version of the input pattern, modified according to the process learnt earlier.) For each point in the picture, the machine again extracts a (3x3) window from the input pattern, and uses this to address one of the 512 locations in the 512 by 1-bit RAM array. A 1-bit word is read from this location and is inserted into the picture space of the output pattern at a position corresponding to the current position of the window. The output pattern is correspondingly built up as all points are scanned sequentially.

As stated earlier, it is probable that there will be more than one pair of training examples presented to the machine in the training phase. It is also probable that in the testing phase more than one picture will be presented to the machine for processing, which will in turn be expected to generate a set of output pictures. Thus, in both the



IPP and EXP scanned synchronously as RAM is loaded with data - trained.



Fig 2.9 Mode of Operation on Picture Pairs

training and testing phases, the machine will be presented with a set of pictures, each set being operated upon as in Fig 2.9. This is shown in Fig 2.10.



Fig 2.10 Mode of Operation on Sets of Pictures

2.9 Preliminary Conclusions about RAM Picture Processors

This RAM learning picture processor can be interpreted as a simple look-up table of all possible variations in a 9-bit binary window. This is a perfectly valid interpretation, although four additional points should be noted: 1 The look-up table can be written into selectively, and hence it can be generated by examples in training. Thus there is no need to determine how to express the picture processing algorithm analytically in terms of the input window. If examples are available to illustrate the process, this is now a sufficient condition to enable machine processing to be carried out.

2 In addition, the machine's memory matrix, once trained by example, will represent the algorithm that has been used to transform the picture. Thus even if an algorithm is not known, use of such a RAM learning picture processor will generate an expression for this algorithm in terms of a window look-up table. Subsequent analysis of this internal state of the machine will give insight into this initially unknown algorithm.

3 The memory matrix of the machine can also be trained directly, as opposed to being trained by example. If the picture processing algorithm is known analytically, then the memory matrix locations can be loaded directly with the correct data. The machine then operating in the testing phase would perform this picture processing algorithm as if it had been learnt earlier by example. This procedure would have the particular advantage of rapid processing of known algorithms (see below).

4 The Learning Picture Processor can in principle operate extremely rapidly, since the only processing time required is the generation delay for a window (usually a simple extraction of a subset of data from the input set), coupled with the access time of the RAM, for each point in the

picture. To take the simple example of the binary picture used earlier with 256 (16^2) picture points and a RAM having an access time of 200ns, then a picture could be processed in approximately 50 μ s. Picture points are often generated serially (as in, for example, a video system) and can be fed into a shift register type processor, that effectively extracts windows from high speed serial data in a 'shift delay' period. If this delay period is less than or equal to the access time of the RAM, then a processing time of 50 μ s would become realisable in practice.

CHAPTER 3

EXPERIMENTS WITH BASIC LPP MACHINES

3.1 An Introduction to the Experimental Work

The hardware layout and mode of operation of a small, simple Learning Picture Processor (LPP) have been described in Sections 2.7 and 2.8. It will be appreciated that this layout is neither the only possible nor even an optimum one. It is evident that a very large number of variations is possible. A simple layout was chosen merely to serve as a workable example of an LPP machine. This particular layout will be used in the following experiments to show the concept of machine learning of picture processing to be practicable. Similarly, the mode of operation described is one of the simplest possible, and will serve to show the machine as described performing actual picture processing operations.

Both these aspects can be considerably extended and ultimately improved. These improvements will stem from :

1 theoretical considerations of the processes occurring in the machine, which will suggest layouts and operating modes more efficient in terms of speed, performance, flexibility and quantity of hardware used,

2 results of practical experiments which will confirm or suggest new methods of improving the machine.

As the preliminary experiments are run, improvements will gradually be incorporated into the machine and their results noted. Eventually, a global view of the machine in its most general form will emerge and will be fully discussed in Chapter 4. More ambitious variations in the layout and operation of an LPP machine will then be investigated in the further experiments in Chapters 5 and 6.

3.2 Picture Processing Tasks for the Simple LPP Machine

In order to attempt picture processing with the LPP machine, it is necessary to consider first the range of tasks the machine should be able to tackle. Some physical constraints are apparent with the machine as described in Section 2.7. It is only within these limitations that the machine can be expected to perform usefully. There are essentially two such constraints :

1 The use of a binary digitized picture; ie. only two grey levels are used to define the brightness at each picture point (most conveniently labelled 'black' and 'white'),

2 only the centre point and its immediate eight connected neighbours on a rectangular lattice will be used to define and execute the picture processing algorithm.

These constraints could well be relaxed later on: until then several useful picture processes are still possible. Examples of such operations are:

Inversion

The swapping of the two brightness values to form a 'negative' image, ie. white objects on a black background. (Here, and in what follows, an initial picture is assumed to be composed of black objects on a white background.)

Cleaning

The removal of small isolated black (or white) specks from a contrasting white (or black) background. This is a well known operation which improves the picture by the removal of 'salt and pepper' noise (66).

Shrinking

The removal of a single outer layer of black points from black objects, often with a view to removing black objects entirely below a certain size.

Expanding

The removal of a single outer layer of white points from white objects, often to remove white holes entirely below a certain size. Shrinking and expanding are sometimes applied consecutively to remove both black and white objects and holes (65).

Shifting

The movement of objects in a given direction with respect to their (stationary) background. This serves as an aid to subsequent position dependent analysis of objects (45).

Edge Finding

The location and marking of points on the boundary between black and white areas resulting in the outline of the objects - a useful aid in classification and scene analysis (69).

Convex Hull Determination

The transformation of black objects into their minimum enclosing convex shapes by the addition of black points into concavities. This resulting convex hull can then be used in certain methods of pattern recognition and shape description (53).

Location of Objects

The identification and marking of objects of a particular shape or size within the field.

Thinning

The production of a unit width black skeleton from a black object with variable width limbs, whilst maintaining limb ends and connectivity. This is a well known aid to pattern analysis (70,10).

This list is clearly not exhaustive: it is limited to include only those picture processing tasks that the LPP machine described earlier could perform. However, it contains examples of varying complexity from such trivially simple tasks as inversion and cleaning, up to more involved tasks such as the location of objects or thinning. (These may require several passes through a small-windowed and thus diameter-limited machine (50), performing the process gradually on successive passes.) One important point should be mentioned at this stage regarding the concept of a Learning Picture Processor and the tasks it can perform. The above list of picture processing tasks contains a range of well-defined separate operations that may be of use in transforming a picture for subsequent classification or identification. These tasks have already been compartmentalized in that each one has been graded in complexity and does a specific, limited job: some suggestion has even been made of the algorithm that might be used to do this job.

One of the predominant features of a Learning Picture Processor to be demonstrated here is its generation of its own processing algorithms when presented with examples of an original and transformed picture. This transformation need not be simple nor even immediately reducible to any of the picture processing operations listed above. Provision of examples showing the required transformation is sufficient to train the machine, without recourse to direct investigation of that transformation itself.

3.3 An Outline of the Computer LPP Simulator

An LPP machine was first constructed by software simulation of the hardware on a small general purpose digital computer. Since large-scale changes to the ultimate layout were envisaged as the experimental investigation proceeded, simulation had many advantages over actual construction of working hardware. These included development time, effort, flexibility, ease of connection to existing picture handling peripherals and the possibility of including some form of rudimentary operating system. This facilitated the handling of data and the automation of some repetitive processes.

The software package developed to fulfil these requirements was written in Assembly Language for a Motorola M6800-based microcomputer (49,52). This use of a local machine was aimed at making the maximum use of available image input and output devices. A low level language was used to maximize the machine's effective size and speed. The program proceeds as a series of interactive exchanges between the computer and the operator, taking the form of machine prompts, operator responses and machine processing.

This description of the simulation software has been provided here to facilitate understanding of how the following experiments were performed in practice. A more complete description is given in Chapter 7.

3.4 Experiment 1 : Proving Run

As an initial run using an LPP machine for the first time, a simple picture processing task was attempted. This task was the thinning down of a character with limbs of three to five units width to limbs of two to three units. It should be remembered that no precise definition of the operation is necessary, as the provision of examples is itself sufficient definition.

Data

The original letters used as the input patterns (IPPs) in these early experiments were hand-written block capital letters collected from volunteers and digitized on a binary

16x16 matrix. Details of the collection of these data is given in (58). The example patterns (EXPs) were produced by subsequent manual editing of these pictures to remove noise points and generally thin the limbs down to an approximately constant width by eye. This produced a set of non-rigorously transformed data - suitable for testing a LPP machine's learning ability.

Training

The input pattern (IPP) and example pattern (EXP) presented to the machine are shown in Fig 3.1. The EXP can be seen as a thinned version of the IPP. This one pair of pictures is presented to the machine and the RAM is enabled to write - ie. it is trained. This occurs separately for every pixel, as training occurs in parallel.for such a machine.

Testing

To test the performance, another input pattern (IPP 1) is presented to the machine and the RAM is enabled to read, thus generating an output pattern (OPP 1) as the machine scans through the picture field. This similarly occurs in the parallel mode, as the machine builds up OPP 1 in a different picture space from IPP 1. (Later experiments in Chapter 6 will also use the sequential mode of operation.) This testing IPP 1 is shown together with the resultant OPP 1 in Fig 3.2.

Results

The machine can be seen to have transformed the testing IPP 1 in generally the same manner as the training IPP was transformed - it has reduced the thick object to a thinner

IPP

IPP		EXP
177 	· · · · · · · · · · · · · · · · · · ·	EXP
••••	×××	· · · X X X X X X
• • • • • • • •		• • • • • • • • • • • • •



Test Set : IPPs 1-2 presented to machine, which generates OPPs 1-2 respectively

	· · · · · · · · X · · · · X
	•••••×××××ו••••
	•••×××ו•••
2 •••• ×ו•• × × •••	
••••×××	• × × × • • • • • • • × × × × × •
••••××	• × × × • • • • • • • × × × × •
•••×××ו••×××××	• × × × • • • • • • • × × × × •
••••×ו•••×	•••
• • • • × × • • • • • • • • • • • • • •	••××ו•••××××
	•••ו•••
	• • • • • • • • • • • • • •
· · · · · · · · · · · · · · · · · · ·	• • • • • • • • • • • • •
• • • • • • • • • • • • • •	•••••
0	
P	
P	\mathbf{P}
• • • • • • • • • • • • × × × • • •	••×××
2 ••••ו•••ו••	1 • • • × • • • • • • • • × × × • •
••••וו••ו•ו•×	••××
••••×	• × × × • • • • • • • × × × × •
••••ו•••ו•	••×ו••••×××ו
••••×ו••••••••••	•••ו•••••×××ו
· · · X · · · · · · · · · · · · · ·	•••••••×××ו•
• • • • • • • • • • • • •	• • • • • • • • • • • × × × × • •
	••••••
	• • • • • • • • • • • • •
• • • • • • • • • • • • • •	

Fig 3.2 Experiment 1 : Testing Patterns

one. This been achieved after the use of only one pair of training examples. The fact that the machine responded correctly after only one such training pair is an important point and will be referred to later.

Discussion

Despite the success in producing a thinning effect as trained, there are some shortcomings in the performance obvious from even a cursory inspection. The OPP 1 now has erratic shape and limb widths when compared with the original. Although the average limb width has decreased, it now ranges from one to four units. This would appear to be due to 'under-training' - ie. not all bits in the memory matrix were actively set or reset by the training patterns. The memory matrix was arbitrarily cleared (all bits set to '0') before training. This means that bits actively cleared to '0' by training are indistinguishable in testing from bits initially cleared to '0' and thereafter not accessed in training. Thus if, in testing, IPP 1 presents a (3x3) window feature not seen before in training, this will address a cell in the memory matrix not accessed since pre-training initialisation. Consequently it will contain (and hence read out) a '0' into this position of OPP 1. These additional '0' points in OPP 1 can thus be attributed to insufficient training. This will be investigated further in Section 3.6, Experiment 3.)

As a further demonstration of the inadequacy of the training received, an already thin pattern was also used to test the same machine. This pattern IPP 2 and the machine's output OPP 2 are shown in Fig 3.2.

The resultant broken limbs again suggest insufficient training. The machine has never seen patterns with features like those in IPP 2 before, and consequently cannot be expected to produce correct transformations of such patterns. This is exactly analogous to the well-known RAM pattern recognition machine that might exhibit poor classification ability due to insufficient or unrepresentative training. This results in too few discriminators calling a co-incidence with the unfamiliar pattern and hence an unreliable (and probably wrong) result occurs. Attempts have been made to avoid this in established recognition systems, involving choices of 'optimum' internal arrangements (12).

In the case of the LPP machine, the wrong result takes the form of the introduction of excessive '0' values into the output picture space, here totally breaking the original object.

3.5 Experiment 2 : Training Set Size

In an effort to improve the performance of the LPP machine, it has been noted that it requires sufficient examples in training to enable it to generalize over a greater range of pictures in testing. This can be effected in two ways :

1 The training patterns themselves can be altered to contain more varied features, in an attempt to train more memory matrix cells per pattern. Every training pattern of n pixels each effectively constitutes n training patterns, as n w_i-bit windows are extracted from each one. This explains the apparently reasonable picture processing ability found after just one pair of training patterns in the previous experiment. The single training pair generated n (256) training patterns on scanning the input picture, pausing at each of the 256 points. So, if as many different features as possible (of all 2⁹ possible window features) can be introduced into a single training pair, then that pair will train the machine to a far greater extent than one with less variation. (This approach to increasing the training will be attempted in Experiment 13.)

2 More training patterns can be used, in the hope that more patterns will be likely to contain a wider variation of features. This simple and obvious method of increasing the amount of training will be tried here.

Training

A set of eight pairs of thick patterns (IPPs 1-8) and corresponding thin patterns (EXPs 1-8) is presented to the machine for training. These are shown in Figs 3.3 and 3.4. The memory matrix of the RAM is initially cleared before training such that all bits are reset to '0'.

Testing

Again, the parallel mode of operation is used to generate the OPP set. The test IPPs are shown together with their corresponding OPPs in Fig 3.5; as are the two outputs generated by the machine in Experiment 1 - to facilitate comparison between these two machines with differing amounts of training. This test set (IPPs 1-4) contains the original two characters used to test the machine in Experiment 1 (a thick and thin letter 'C') and also two letters of a

Fig 3.3 Experiment 2 : Training Patterns 1-4



Fig 3.4 Experiment 2 : Training Patterns 5-8

Outputs of Exp 1 - Machine Trained by ONE pair only :	Inputs to both <u>Machines</u> :	Outputs of Exp 2 - Machine Trained by EIGHT pairs :
OPP 1	IPP 1 	OPP 1
OPP 2	IPP 2	OPP 2
Machine tested on Patterns of Different Class, but Same Style as Training Patterns	IPP 3	OPP 3
Machine tested on Patterns of Different Class, and Different Style from Training Patterns : 'Thin Limbed'	IPP 4	OPP 4

Fig 3.5 Experiments 1 and 2 : Comparison of Test Results

different alphabetic class - the letters 'D' and 'X'.

Results

The OPPs 1-2 (Fig 3.5) generated by this machine (in the right hand column of the diagram) are to be compared with the OPPs 1-2 generated by the same machine in Experiment 1 (left hand column of diagram). In both these cases the same IPPs 1-2 were used (centre column), the only variation being the quantity of training received.

Discussion

It can be seen that in the case of IPP 1 both machines produced a thinner version of the object. This is to be expected, since both machines are now being tested with the same type of data (ie. thick letter 'C's) as those on which they were trained. However, when the second test patterns are examined (IPP 2 to OPP 2) for both these machines, a thinner object being presented as a test, the two results begin to show the differences in training. The machine trained on only one pair has broken the limbs completely at one point, but the machine trained on eight pairs has retained connectedness throughout the object, producing a thinned, but not broken skeleton.

As a further test of this machine's ability, it was tested with an object of a different class (IPP 3) : the letter 'D'. The resultant output (OPP 3) shows that the machine is capable of processing objects of a class different from that on which it was trained. In hindsight, this is to be expected since the machine as described relies only on local features as a small (3x3) window is used. Since there is no dependence on similarity between global

features in the training and test set the machine is 'blind' to any large scale shapes of objects: it is essentially 'diameter-limited' (50).

A final test was made to find the limit of useful performance of this machine. An object (IPP 4 : the letter 'X') containing limbs of varying thickness, from one to five units width, was presented to the machine. This and the resultant OPP 4 are shown in Fig 3.5. The machine removed the narrow limb entirely, illustrating that although it has been more thoroughly trained than that of Experiment 1, it is still deficient. In fact there are still some memory matrix cells unset, as not all the possible 512 $(=2^9)$ window features have been seen in training.

3.6 Experiment 3 : Initialisation

The fact that the training given to the LPP machines was insufficient in the above two cases has been stated without proof. To furnish proof, the following experiment was performed.

The LPP machine was set up exactly as for Experiments 1 and 2, except that the memory matrix cells were all initialised before training commenced to contain the value '1' rather than '0'.

Training

The training given was exactly the same as that in Experiment 2 so that a comparison of the ultimate results can be drawn.

Testing

For ease of comparison with the results of Experiment 2, the same four picture objects are used again here. These IPPs 1-4 are reproduced in the centre column of Fig 3.6, with the corresponding OPPs 1-4 in the right hand column. (The output of Experiment 2 (OPPs 1-4) is reproduced in the left hand column of the same diagram.)

The only difference between this and the previous experiment lies in the initial states of the machines training and testing being identical. This means that any difference in the final outputs must be due solely to the accessing of cells in testing that were not accessed at all in training, and hence would be still in their (different) initial states. The position and extent of these differences will indicate the cells in the memory matrix not trained by the training set.

Results

An examination of Fig 3.6 reveals the expected differences in the OPPs of the two Experiments 2 and 3. The differing pixels have been 'boxed' in the diagram.

Discussion

If these boxed regions are examined on the test IPPs (centre column of Fig 3.6) they show that the very regions where the OPPs differ is where the IPPs contain the type of features not seen before in training. This leads to the conclusion that the chosen training set is inadequate in the sense that it has now been shown to have insufficient variation (ie. range of features) to enable the machine to generalize correctly. At least, the machine can generalize

Outpu Machir To Cor	ts of Exp 2 - ne Initialised ntain 'O's :	Inputs to Both Machines :	Outputs of Exp 3 - Machine Initialised To Contain '1's :
OPP 1		IPP 1	OPP 1
· · · · · · · · · · · · · · · · · · ·	× × × × × × × × · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·
OPP 2	××× · · · · · · · · · · · · · · · · · ·	IPP 2	OPP 2
OPP 3	x x x x x x x x x x x x x x x x x x x	IPP 3	OPP 3
OPP 4	• • • • • • • • • • • • • • • • • • •	IPP 4	OPP 4

Differences in OPPs are 'boxed' on corresponding patterns

Fig 3.6 Experiments 2 and 3 : Comparison of Test Results

to a limited extent - to include IPPs 1-3 which are broadly similar to the original training set, but not IPP 4 which contains features (viz. thin limbs) not found at all in the training set.

Thus, it can be seen that while increasing the training set size demonstrably increases the quantity of training received, the resultant machines could still be even more fully trained. Experiment 3 has also shown how the machine's performance is heavily dependent on the initialisation of the memory matrix before training. To be specific, if the machine is not fully trained (in that the training set does not contain all possible features) then it will generate its initialisation value when attempting to process an unseen feature. This can have a considerable effect of the overall appearance of an output when the test input varies greatly from the training inputs.

3.7 Variations in the Memory Matrix Format

The previous experiments have shown how the performance of the machine depends on a change in the initialisation of the two-state memory cells. This raises the question of which of the many possible internal arrangements of such a machine is optimal.

A brief description of the format used in the experiments performed so far will be given as an aid to the suggestion of variations on this arrangement.

The LPP machine used so far has consisted of a set of bistable memory cells which are addressed by the contents of binary windows extracted from the input picture IPP. In training, the memory matrix cells thus addressed assume the binary values in the corresponding centre point positions in the example picture EXP. This occurs for every point in the picture field. In testing, windows from a new IPP address memory matrix cells whose contents are placed in the output field OPP in the positions corresponding to the current IPP window.

These memory matrix cells have only two possible states and so once a cell has been set, there can be no further reaction by that cell to any further setting stimuli received in training thereafter. Similarly, a cleared cell cannot respond to further clearing stimuli. The cells may oscillate if the stimuli received set and clear the cells alternately, but this condition only shows inconsistent training. Repeated stimuli in the same sense contain valuable information that a common feature has been found. This information is effectively being lost.

A better LPP machine might well record this as the number of sightings of each particular feature. This would require the storage of a multi-level variable in the memory matrix, as opposed to the present two-level system.

In <u>training</u>, the binary centre point value extracted from EXP could be used to cause a fixed small increase (if this point is '1') or decrease (if '0') in the current value of the memory matrix cell being addressed by the IPP window. These cells can be initialised to contain some intermediate value, and the increment or decrement could be made small compared to the maximum range of the values in the cells. The machine should then be able to record relatively accurately the number of times each cell has been accessed, at the same time taking note of the polarity of the training stimulus.

In <u>testing</u>, the cells addressed by the windows extracted from IPP now effectively contain analogue variables. These are high if a large number of positive stimuli (EXP point ='1') were received or low if a larger number of negative stimuli (EXP point ='0') were received. A simple process to produce the required binary output would compare the cell content with a threshold value and output a '0' pixel (into OPP) if the contents are lower than this threshold or a '1' pixel otherwise.

A summary of this new internal arrangement (which will be labelled 'Format 2' for future reference) is compared with the arrangement used earlier ('Format 1') in Fig 3.7. This new Format 2 introduces four more parameters that must be chosen before a working system is simulated :

1 The new size of the memory matrix cell. As an eight-bit computer was used for the simulation and eight bits give a range of 256 levels, this was deemed a suitable starting point for the investigations.

2 The effect of the EXP centre point value in training. The increment or decrement chosen by the polarity of the training stimulus causes a change in the cell contents of one level. This is the obvious choice in this case.

3 The initialisation value of the cells. So that each cell should be able to record a change in both directions an intermediate value ('127') was chosen. This would stop cells from reaching either the maximum ('255') or minimum ('0') levels prematurely. (If these levels are reached, the







Fig 3.7 Comparison of Internal LPP Formats 1 and 2

machine would not respond to further stimuli in the direction of the limiting.)

4 The threshold level at which, in testing, a choice is made of the binary OPP value to be generated. This was originally set equal to the initial value of the cells, such that any stimuli in either direction, however small, would show up as a resultant change in output.

3.8 Experiment 4 : Two and Many Valued M.M. Cells

This experiment will investigate the relative performances of the two types of LPP machine formats now introduced :

Format 1 (hereinafter referred to as 'F1')

where the memory matrix cells have just two levels, and the cells are set to equal the binary training stimuli received from EXP in training; and are output directly to generate OPP in testing,

Format 2 ('F2')

where the memory matrix cells have 256 levels and are incremented or decremented by one level according to the polarity of each binary stimulus received from EXP in training; and are 'thresholded' to produce a binary output to generate OPP in testing.

Training

To ensure that neither the F1 nor F2 LPP machines is undertrained, a large training set size of 200 pairs was used. This should ensure that the majority of the cells in the F1 machine each receive some training, such that few are left in their 'initialisation' state which can have a large effect on the results (see Experiment 3). This should also allow cells in the F2 machine to assume values widely distributed in the range of '0-255' levels.

Both machines received the same training set of 200 pairs of IPP and EXP patterns - again drawn from the stock of manually thinned and cleaned characters, similar to those in Fig 3.3. The exact character set used contained 100 pairs the letter 'C' and 100 pairs of the letter 'D' and are of not reproduced here. As each pair effectively generates 256 actual training pairs, it is assumed that the resultant 51200 (=256x200) sub-patterns would fully train the 512 cells in both memory matrices. The danger of 'overtraining' - a common problem in RAM pattern recognition nets - should not arise here. This is because unlike many pattern recognition systems, these cells can repeatedly be and cleared (F1) or adjusted (F2) to reflect ever more set accurately the training stimuli received. The nature of the problem is also different: in picture processing an attempt being made to maximise the response, whereas in pattern is recognition a differential response between discriminators is being sought.

Testing

The same test set (IPPs 1-12) was used to test both machines, and is shown in the centre columns of Figs 3.8 to 3.10. The OPPs 1-12 generated by the F1 machine are shown in the left hand columns, and the OPPs 1-12 of the F2 machine on the right. A relatively large test set of various character fonts was used in an attempt to show up any

Format 1 OPPs	IPPs	Format 2 OPPs
OPP 1 F1	IPP 1 *	OPP 1 F2
OPP 2 F1	IPP 2	OPP 2 F2
OPP 3 F1	IPP 3	OPP 3 F2
OPP 4 F1	IPP 4	OPP 4 F2

Fig 3.8 Experiment 4 Test Patterns 1-4

Format 1 OPPs	IPPs	Format 2 OPPs
OPP 5 F1	IPP 5	OPP 5 F2
OPP 6 F1	IPP 6 	OPP 6 F2
OPP 7 F1	<pre>IPP 7</pre>	OPP 7 F2
OPP 8 F1	IPP 8	OPP 8 F2

Fig 3.9 Experiment 4 Test Patterns 5-8

Format 1 OPPs	IPPs	Format 2 OPPs
OPP 9 F1	IPP 9	OPP 9 F2
OPP 10 F1	IPP 10 	OPP 10 F2
OPP 11 F1	IPP 11 	OPP 11 F2
OPP 12 F1	IPP 12 	OPP 12 F2

Fig 3.10 Experiment 4 Test Patterns 9-12

significant differences in the performance of the two machines. The test set was composed of three character styles :

1 Four hand-drawn letters 'J' - collected in the same manner as the training set of 'C' and 'D' letters. (IPPs 1-4 in Fig 3.8)

2 Four type-written numerals '1', '2', '3', and '4'. These were collected by the Post Office from actual type-written mail for use in pattern recognition research work (54). (IPPs 5-8 in Fig 3.9)

3 Four type-written letters 'M' from the same Post Office source as the above numerals. These were chosen for their 'unclean' appearance and dissimilarity from the training set to act as a test of the machines' generalisation abilities. (IPPs 9-12 in Fig 3.10)

The output threshold used in the F2 machine in this experiment was set at the mid-range value of '127'. This resulted in a pixel output of '0' if the addressed cell contained '127' or less, or '1' if '128' or more.

Results

A comparison of the left hand (F1) and right hand (F2) columns in Figs 3.8 to 3.10 reveals the variations in performance of the two machines. The most immediately obvious feature of the comparison of the two results is that they appear broadly similar. Both machines do generally thin and clean the characters fed to them in test. This indicates that both F1 and F2 are practicable and perform coherently. (This is a new result with the F2 machine.)

However, on closer inspection it becomes obvious that there are differences which are systematic and repeated between the results of the two formats. These differences are analysed in detail below.

(It should be noted that considerable caution has to be exercised in analysing differences in performance of the two machines, since they are not performing rigorous algorithms; but rather they have been trained on the same rather ad hoc set of characters. Thus, though the results are comparable, it is not possible to place an absolute 'figure of merit' on either performance.)

Discussion

References will be made to specific examples in the test set to illustrate the point being made in the following discussion, although all of the points below generally apply to all of the test patterns.

The F2 machine can be seen to follow the original shape of the object more faithfully and to preserve its outline through the thinning process. This can be seen in IPP 4 and IPP 8 and their respective outputs. In the case of the hooked end of the letter 'J' in IPP 4, this hooked appearance is retained in OPP 4 - F2 but not OPP 4 - F1. The sloping edge of IPP 8 has been stripped back and thinned well, maintaining a straight edge in OPP 8 - F2 unlike that of OPP 8 - F1.

An interesting variation in performance is seen in the handling of vertical lines of two units width. The F1 machine produces single width lines (centred on the right hand of the two original lines); the F2 machine retaining the whole double width line. This can be seen in

IPPs 2, 4, and 5.

The F2 machine also produces smoother vertical edges - resulting in a straighter line, as opposed to the F1 machine's introduction (or retention) of small spurs and nicks in such edges. Examples of these can be seen on the left hand vertical side of IPPs 11 and 12. This does not happen with the right hand edges (IPP 10) where both machines produce a similar result. This discrepancy must be a result of the particular training set used, and hence supplies little useful information regarding the relative performances of the two machines.

Both the machines are capable of breaking a thin character (IPPs 3 and 6) - again as a result of the training set not containing 'correct' examples. As before, the fact that both machines perform essentially identically on this feature conveys little information about their relative merits.

A further point of this type where the machines both act similarly is the removal of noise points, as seen in IPPs 3 and 5.

The F1 machine can be seen to thin features to a considerable degree (often to a unit width limb) whilst retaining the original limb length; whereas the F2 machine appears to strip off the outer layers of such limbs, resulting in thinner but shorter features. This can be seen in the lower limb of IPP 8, and in the bottom of the centre 'V' in IPP 9. In both cases, the F1 machine retained the full length with a single width result, the F2 machine losing some length and not thinning to such a great extent.
These results show that there are some demonstrable improvements in performance when using an F2 machine as opposed to an F1 machine. This difference is primarily due to the fact that the F1 machine simply remembers the last stimulus, giving equal preference to isolated 'bad' examples as to the many 'correct' stimuli. The F2 machine essentially ignores such noise points. However, the improvements in performance are not large, and on the evidence of the present data, it seems safest to conclude that the outputs are 'broadly similar'. The small difference must be viewed in the light of the cost of the more complex machine. This cost can be divided into three categories :

1 Memory Size

The F2 machine uses eight times the amount of memory of the F1 machine. Recall that the F1 machine uses 512x1-bit cells and the F2 machine uses 512x8-bit cells. While it is debatable whether all 256 (=2⁸) levels are necessary, any machine with even a few levels will require several times the storage capability of the simpler F1 machine.

2 Processing Complexity

The simple F1 machine reads data derived from the EXP directly into the memory matrix cells. These data are later read out - without further processing - to generate OPP. The F2 machine tests the data derived from EXP, and as a result of this test either increments or decrements the contents already contained within the cell. The data, when later read out, has to be compared with a threshold value and the result of this comparison is used to generate the output value used to generate OPP.

3 Processing Speed

As a result of the increased processing required by the F2 machine, the time taken to process a picture will be necessarily longer, both in training and testing.

In the light of these considerations, the overall efficiency of the F2 machine compared with that of the F1 machine is debatable. While some processing improvements have been seen, these have been made at a cost of considerable increase in the processing requirements in terms of size, complexity and time. A compromise solution may, however, be more efficient, wherein more than one threshold is used simultaneously to give more than two output levels. This will be attempted later in Section 5.3 Experiment 7.

3.9 Experiment 5 : Variable Output Threshold and Grey Level Output

The OPPs 1-12 generated by the F2 machine in the previous experiment were all generated using a constant threshold in the testing phase. That is, the contents of each memory matrix cell addressed were compared with a fixed value, the result of this comparison being used to determine the polarity of the output pixel. This threshold was set to the initial value stored in each cell to show a response to as little training as possible.

Direct examination of the internal state of this machine (after training as described previously) reveals that the spread of memory matrix cells extends over all possible values (0-255). Thus, a single threshold value is

not capable of extracting all the information from the memory matrix. This distribution of cells over the possible values before and after training is tabulated in Fig 3.11. For each value, the number of cells containing that value is recorded.

It follows from this spread, that those cells with values far removed from the initial value (ie. values near '0' or '255') have received a larger amount of training than those close to the initial value ('127'). Consequently, the features corresponding to these particular cells have been seen many times in training. As a result, these cells are likely to be reliably set, reflecting accurately the picture processing task being taught to the machine. This measure of 'reliability' of any cell is related to the difference in the cell value before and after training.

The data in Fig 3.11 can be expressed as a histogram to clarify the reliability distribution. (See Fig 3.12.)

From this figure it can be seen that the majority of cells lie close to the original initial value ('127') as they have received few or no stimuli in training. They are therefore likely to be unreliable indicators of the picture processing algorithm taught to the machine. The reverse applies for the two peaks at the extremeties of the range. As a result they are likely to be reliable and the corresponding features are also more likely to occur in testing. This is a pointer to the setting of the threshold value in the test period.

The criteria for setting the threshold value is to obtain the maximum information from the most reliable cells. This is apparently not possible with a single threshold,

Cell Value	No.of Cells
0 126	0
127	512
128 ↓ 255	0

After Training :

Cell Value	No.of Cells	Cell Value	No.of Cells	Cell Value	No.of Cells	-	Cell Value	No.of Cells
0 24 36 56 57 60 87 91 96 99 102	30 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	$103 \\ 105 \\ 106 \\ 107 \\ 109 \\ 110 \\ 114 \\ 115 \\ 116 \\ 117 \\ 118 \\ 119 \\ 120 \\ 121 \\ 122 \\ 123 \\ 124 \\ 125 \\ 126 \\ 127 \\$	$ \begin{array}{c} 1\\1\\1\\2\\1\\1\\2\\1\\1\\4\\13\\19\\27\\78\\275\\198\end{array} $	$128 \\ 129 \\ 130 \\ 131 \\ 132 \\ 133 \\ 134 \\ 137 \\ 138 \\ 139 \\ 141 \\ 144 \\ 146 \\ 147 \\ 148 \\ 151 \\ 152 \\ 153 \\ 155 $	27 11 8 3 1 2 1 2 1 2 1 1 3 1 1 1 1 1	Any in NO Abo	156 157 160 163 168 178 195 203 227 239 254 255 v other Range I list ove : X	1 1 1 1 1 1 1 1 1 1 3 10 Value 0-255 ed

Fig 3.11 Distribution of Memory Matrix Cell Values in the F2 m/c before and after Training in Experiment 4



Fig 3.12 Reliability Distribution of Memory Matrix Cells

since there are two maxima of 'reliable' cells either side of a maximum of 'unreliable' cells. Hence a variable threshold was applied in the following experiment to determine the effect on the output. This threshold was swept across the entire range of cell values.

There are two conflicting considerations when attempting to predict the result of sweeping through the

cell values. The first is that the major change in output may be expected when the threshold traverses the central maximum. This is due to the very large proportion of memory matrix cells located in that area, that will change their output as the threshold passes them.

However, on further consideration, a second point emerges, that a large number of these cells are in general unlikely to be accessed at all in testing. As they have not moved far from their original value they were obviously not accessed much in training - the corresponding features were relatively uncommon in the training set. If the test set is similar it will also contain few features that will access these cells remaining near the initial value. As a result, the movement of the threshold causing these cells to output different pixels may not affect the final result greatly. of the change in output could be expected at the Most extremities of the cell value range (around '0' and '255') as these are common cells and are likely to be used more in generating the OPP. Nonetheless, it is important to determine whether there are any configurations that are common, yet appear in the centre of the range, reflecting. inconsistent training.

Experiment

An F2 machine was trained on 200 pairs of manually thinned and cleaned 'C's and 'D's, as in Experiment 4. The resultant memory matrix is that which has been examined above. A single test pattern was used - a letter 'J' from the same set of hand drawn characters. The tests were repeated with this pattern several times; each time using a different output threshold. The threshold was swept through

77

the cell values in steps of 32 (ie. 16,48,80,112,144, 176,208,240). The test IPP 1 together with the resultant set of OPPs '16-240' are snown in Fig 3.13.

Results

Examination of these OPPs reveals that there is a gradual change in output as the threshold scans across the memory matrix values. The largest change in the ratio of cells outputting '0' and '1' pixels occurs as the threshold moves between 112 and 144, the respective outputs being OPPs '112,144' in Fig 3.13. However, these pattern outputs not vastly dissimilar. This would confirm the infrequent occurrence of these cells' features in the test set. The changes here are comparable with the changes in OPPs as the threshold moves to the extremes at the cell values (OPPs '16 to 48'; and OPPs '208 to 240'). In all these cases there are only a few pixels difference between each adjacent pair of pictures.

Fig 3.14 presents the degree of change in the output pictures and the number of memory matrix cells on either side of the threshold as it moves. These quantities are recorded for OPPs '16-240' taken in pairs, the difference in adjacent pairs of pictures being measured in terms of the hamming distance between them.

Examination of these data reveals the following facts about an F2 machine : the degree of change in output (as exhibited by actual patterns under test) is in no way related simply to the number of memory matrix cells on either side of the output threshold. The large number of memory matrix cells clustered near the initial value must, for this data, all represent rarely or never found features.

OPPs Produced with a Threshold Varying from <u>16 - 240</u> in Steps of 32 units	OPP'16' Th=16 ************************************	OPP'48' Th=48
IPP 1 Original	OPP'80' Th=80	OPP'112' Th=112
· · · · · · · · × × · · · · · · · · · ·	OPP'144' Th=144	OPP'176' Th=176
	OPP'208' Th=208	OPP'240' Th=240

Fig 3.13 Experiment 5 IPP 1 and OPPs '16-240'

OPP Pair (Threshold)	16, 48,	48, 80	80, 112	112, 144	144, 176	176, 208	208, 240
No.M.M.Cells Moving Across Threshold	6	8	20	313	16	4	2
Hamming Distance Between OPPs	5	16	6	7	8	2	3

Fig 3.14 Table of OPP Changes against M.M Cells Crossing Threshold

The converse is also true : the small number of cells with values far removed from the initial value are likely to predominate in the outputs, as they represent common features. This indicates that a greater variation could be expected by increasing the amount of training than by moving the threshold.

Continuous (Grey Scale) Output

Examination of the OPPs '16-240' in Fig 3.13 will reveal that this series of binary patterns, generated using increasing threshold, effectively constitutes a single an grey scale pattern. The F2 machine can be used to generate many-valued output pixels in testing, by removing the threshold and comparator of Fig 3.7. In this mode, the binary input pattern addresses cells in the memory matrix which contain digitally continuous values, which are output Examples of such pseudo-grey-scale OPPs are directly. illustrated in Fig 3.15, together with the corresponding (binary) IPPs displayed in the same format. (This format depicts grey levels as '00' for white, 'FF' (hexadecimal) for black, '7F' as the initial value, and intermediate

80

Fig 3.15 Experiment 5 Grey-Scale Output

(Hexadecimal Notation : 256 Levels ;) (OO=White, 7F=Initial Value, FF=Black)

TPP 4

IPP 3

TPP 2

Binary IPPs

levels as intermediate numerical values.) The inputs are the same as those used earlier in Experiment 4 (IPPs 5-7, Fig 3.9) as was the training received.

If the two effective grey-levels used in the case of the binary patterns are assumed to lie at the extremities of the grey-scale (pure black and pure white) then this processing constitutes a form of low-pass spatial filtering. As such, it may be of use in certain picture processing and scene analysis applications (40). It is effectively the inverse transformation of 'thresholding' in the normal sense when applied directly to a grey-scale digitized pattern.

This production of thinned and cleaned grey-scale pictures, from a machine having been trained only on binary inputs forms an interesting investigation. Similar techniques using 'fuzzy logic' have been employed elsewhere to handle grey scale pictures with binary processes (30).

3.10 Summary of Experiments 1 - 5

The preliminary experiments described in this chapter have shown an LPP machine to be a workable proposition. While this has been distinctly encouraging, and a spur to further investigation, the results have not always been clear cut, and the rather simple experiments tried have not yet revealed final answers as to how to set up LPP machines. For this reason Chapter 4 analyses the underlying theory and possibilities in some detail, and Chapters 5 and 6 describe further, more rigorous experiments on LPP machines. These later chapters also move towards real applications by employing pictures with rather more than 16² resolution. In addition, sequential as well as parallel processing will be attempted.

.

.

CHAPTER 4

THE GENERAL LEARNING PICTURE PROCESSOR

4.1 An Introduction to the Development of a General

LPP Machine

The experimental work performed so far on the learning picture processor has suggested some departures from the original machine as conceived in Chapter 2. These changes have been in response to the need for improvements in performance, but have been arbitrary. It is possible to create a more formalized and structured concept of a general learning picture processor. This framework will also aid the generation of new variants, as a large family of machines can be proposed. Evidently, the resulting large numbers of machines cannot all be analysed by experiment within the confines of one thesis. However, predictions of performance be made, based on theoretical considerations and can extrapolations from the modest machines described in earlier There are several levels of development in this chapters. general machine. These include :

- 1 Variations in the internal data processing of a single, simple LPP machine
- 2 Different modes of operation of such variants in terms of the handling of test picture data
- 3 The use of feedback around a single stage machine
- 4 The cascading of machines

These may in principle all be combined to produce large and complicated machines. Such machines would be exceptionally complex to analyse, and as such may well illustrate the limit of the trainable picture processor type of machine. The following sections discuss these levels of development in more detail.

4.2 Variations in the Internal Data Processing of the LPP Machine

This section proposes a generalized system by which a LPP machine may operate. Implied by such a generalized system are variations in the means by which :

- 1 useful information is extracted from the training
 patterns;
- 2 this data is used to modify a memory matrix to reflect the task to be learnt;
- 3 data in the memory matrix is used to generate subsequent output pictures in testing.

Examples of Data Transformation through 'Function Modules'

At each internal stage of such a machine, there is a transformation of data. Some examples would be :

1 The extraction of a window of pixels according to the input picture and the current values of the x and y co-ordinates,

2 The transformation of this window into an address of a cell in the memory matrix.

From these, it can be seen that the data processing occurs as a series of transformations which can be represented as a series of interconnected 'function modules'. Each module takes data inputs and performs a particular function upon them, thus generating output data. In the case of the above two modules, their functions could be represented as :

> 1 $W = f_{a}(IPP, x, y)$ 2 $A = f_{b}(W)$

where	:	IPP	represents the binary input picture,
		х, у	the cartesian co-ordinates of the window,
		W	the window contents,
		А	the memory matrix address,
and		$f_a and f_b$	the functions to be performed on the
			arguments above.

It is a change in these functions $(f_a and f_b above)$ that represents a design change in the machine in general terms. Fig 4.1a shows how such function modules will be represented both algebraically (as above) and diagrammatically below.

Function Module Representation of the General LPP Machine

The whole internal operation of the machine can be represented as a set of these function modules. Such a machine is illustrated in Fig 4.2, nomenclature being as defined in Fig 4.1b. Function expressed algebraically as

 $Z = f_{x}(I_{1}, I_{2}, I_{3}...I_{n})$

where : f_x is the function

 I_1 to I_n are the independent input variables

and Z is the dependent output variable

Functions will be expressed diagramatically in Fig 4.2 as :



(b) Nomenclature of Variable Names to be used in Fig 4.2 :

IPP	Complete Input Picture (to be processed)
EXP	Complete Example Picture (used in Training)
OPP	Complete Output Picture (generated in Testing)
x	Horizontal) Cartesian Co-ordinates of
У	Vertical) Current Scan Position
W	Window Contents Extracted from IPP
А	Address of Memory Matrix Cell
ММ	Original Complete Memory Matrix
mm(A)	Original Single Memory Matrix Cell addressed by A
mm'(A)	Updated Single Memory Matrix Cell addressed by A
MM '	Updated Complete Memory Matrix
ΡO	Centre point pixel in Window defined by x , y
P1-P8	Immediate eight-connected neighbours of PO

Fig 4.1 General Function Module Description and Variable Nomenclature

Algebraic Representation :

1	W =	f ₁ (IPP , x , y)	Input Window Extractor
2	A =	f ₂ (W)	Address Calculator
3	mm(A) =	f ₃ (MM , A)	Cell Extractor
4	EXP/PO =	f ₄ (EXP , x , y)	Example Window Extractor
5	mm'(A) =	f ₅ (EXP/PO , mm(A))	Cell Modifier
6	MM ' =	f ₆ (mm'(A) , MM)	Cell Replacer
7	OPP/PO =	f ₇ (mm(A))	Output Pixel Generator
8	OPP =	f ₈ (OPP/P0 , x , y)	Output Picture Generator



Fig 4.2 Internal Function Modules in a General LPP Machine

When the functions themselves are specified, the machine is transformed from a general one to a particular variant. To illustrate this, the definition of the F1 machine of Chapter 2 will be considered.

Specific Definitions of General Functions for F1 Machine

For each of the eight functions in Fig 4.2, there follows a general explanation and a specific definition related to the F1 machine described earlier :

1 Input Window Extractor $W = f_1(IPP, x, y)$

This is effectively the scanning window extractor (WE I) of Fig 2.8 acting on the input picture. This device takes a pair of co-ordinates x,y in the range 0-15 to define a centre point and its adjacent eight-connected neigbours in the input picture. These nine pixels (PO-P8) form the window contents W.

2 Address Calculator $A = f_2(W)$

This function re-arranges the window contents W to form the 9-bit binary address - in this case the exact format of the re-arrangement is arbitrary, but follows the pattern below :



(Both 9-bit binary variables)

This function (in this example) merely re-formats the data.

3 Cell Extractor $mm(A) = f_3(MM, A)$

This function extracts the single memory matrix cell pointed to by the address generated above. This is simply the accessing of a particular bit of storage in a table of 512 bits.

4 Example Window Extractor $EXP/PO = f_4(EXP, x, y)$

This is the scanning window extractor (WE II) of Fig 2.8. This extracts the centre point PO from the example picture according to the current value of the x and y co-ordinate generator. This pixel becomes EXP/PO. (This function only operates in training.)

5 Cell Modifier $mm'(A) = f_5(EXP/PO, mm(A))$

This is the modification of the addressed cell according to the value of the centre point extracted from EXP/PO. This produces the new cell value, which, in this simple example is set equal to EXP/PO. (This function is also only active during training.)

6 Cell Replacer $MM' = f_6(mm'(A), MM)$

This is the updating of the memory matrix as a whole, after each training stimulus has been received into the particular cell. Here, this is simply the replacing of the cell (with its modified contents) into the table in its correct position - the writing back into the RAM. (Training only.)

7 Output Pixel Generator OPP/PO = f_7 (mm(A))

This is the generating of a new output pixel from the cell contents, for insertion into the OPP field. In the simple example taken this OPP/PO is set equal to the value

of the addressed cell. (This operates only in the testing phase.)

8 Output Picture Generator OPP = f_8 (OPP/PO , x , y) This represents the picture generator (PG III) of Fig 2.8 and is the generation of OPP, pixel by pixel, as each value is computed by the LPP machine. (Testing only.)

This completes a description of the internal functions of the machine when applied to a particular variant – the F1 machine. To facilitate the description of how other variants are defined by changes in these eight functions, they are tabulated for two machines (F1 and F2) in Fig 4.3 below. (It will be noticed that they differ only in functions f_5 and f_7).

If Fig 4.3 is examined in conjunction with Fig 4.2 it will be seen that these functions define the two machines whose internal formats were illustrated in Fig 3.7.

Further Possibilities for Variations

A set of more complex machines may be devised by a systematic examination of the above functions and speculation of the range of possibilities available at each stage. Even the arrangement between these functions shown in Fig 4.2 can be altered to give yet more variations.

For example, a system could be envisaged where the scanning window does not move over the input picture in a regular manner. The window could follow some feature of the pattern itself: eg. an edge that has been defined as the 'driving' data, directing the generation of the x and y co-ordinates of the window. The values x and y would then

General Function	Particul	ar Functions
	F1 machine	F2 machine
W=f ₁ (IPP,x,y) Input Window Extractor	W becomes equal values at point by $x\pm 1, y\pm 1$, ie. its eight immed	l to the 9 pixel s in IPP defined centre point and iate neigbours l
A=f ₂ (W) Address Calculator	A formed by stat binary window in binary address	cking two dimensional nto a one dimensional
mm(A)=f ₃ (MM,A) Cell Extractor	mm(A) becomes e in MM with addr	qual to cell ess A
EXP/PO=f ₄ (EXP,x,y) Example Window Extractor	EXP/PO becomes pixel xalue at EXP defined by :	equal to point in x,y
mm'(A)= f ₅ (EXP/P0,mm(A)) Cell Modifier	mm'(A)=EXP/PO	<pre>if EXP/P0=1, mm'(A)=mm(A)+1; if EXP/P0=0, mm'(A)=mm(A)-1</pre>
MM ' =f ₆ (mm'(A),MM) Cell Replacer	new cell conten on top of old co of MM unaltered	ts written into MM ontents, remainder
OPP/PO=f ₇ (mm(A)) Output Pixel Generator	OPP/PO=mm(A)	<pre>if mm(A)>Threshold, OPP/P0=1; if mm(A) {Threshold, OPP/P0=0</pre>
OPP=f ₈ (OPP/PO,x,y) Output Picture Generator	OPP/PO inserted position defined of pattern unal	into OPP field at d by x,y, remainder tered.

Fig 4.3 Functions ($f_1 - f_8$) defined for F1 and F2 Machines

92

themselves be a function of IPP, rather than cycling through all possible values autonomously as at present.

This could be formalized as :

 $x = f_9(IPP)$ x Co-ordinate Generator $y = f_{10}(IPP)$ y Co-ordinate Generator

This would obviously affect all the other functions defined so far, as x and y appear in these functions either implicitly as independent variables, or explicitly by substitution.

For a coherent operation of the scanning window extractor, the above functions f_9 and f_{10} could be formulated in a machine programming style as suggested below. The function f_9 might adjust the value of x such that the window always produced a 'crossing number' of two. A similar, and interacting function f_{10} might generate y such that the window scanned along the edges of objects in the field of view.

This is a somewhat simplified suggestion of a rather more complex development of the internal workings of the LPP machine. It serves to illustrate that although the above formulation of LPP variants is comprehensive, it is not exhaustive. It provides one example of a framework upon which a system of machine variants can be built.

Down-loading the Memory Matrix

An important variation that can be expressed in terms of these functions is the down-loading of the memory matrix contents directly from a host machine. The LPP machine is trained by direct injection of data into all of the memory matrix cells, rather than by the generation of these cells through training by example.

The functions above used in training $(f_4, f_5 \text{ and } f_6)$ are no longer implemented, and the variable MM - the contents of the complete memory matrix - is introduced from an external source into the system as a set of constants. For the value of MM to be meaningful, it is necessary to be aware of how the functions used in testing $(f_7 \text{ and } f_8)$ will operate. An example of this use of a down-loaded memory matrix is shown later in Experiment 12.

4.3 The Handling of Picture Data in the Testing Phase

All the machines described so far have been parallel (as described earlier in Section 1.3.3). The possibility of testing 'sequentially' also exists: the two methods of generating the OPP are illustrated in Fig 4.4.



Fig 4.4 The Operation of a Picture Processor in Sequential and Parallel Modes

The Effect of the Different Modes

difference in effect of these two modes The of operation can vary depending on the actual picture processing operation to be carried out. For example, if a simple operation such as inversion is attempted, both modes are likely to generate similar results. However, if a process such as thinning (which is intended to preserve connectedness) is attempted with the same training algorithm, the results are likely to be significantly difference occurs because pixels different. The are processed individually, and would not be removed if doing so would break the connnectedness of a limb. In the parallel mode. as all pixels are processed simultaneously and independently, connectedness might well be broken by removal of pixels from a limb of two units width. As a 'limb-pixel' is processed, it is assumed to still have a neighbouring line of pixels and hence it is correctly removed, but this being true for those neigbouring pixels as well, the entire limb may be removed. Hence the result may be quite different for sequential and parallel modes of operation. The two will be compared later on the LPP machine modes in Experiment 13.

4.4 Feedback around a Single Machine

The concept of feedback of pictures round these machines may be usefully employed. The 'single pass mode' in both training and testing has been implied so far, as illustrated earlier in Fig 2.10. Here, each picture passes through the machine only once. The use of feedback, where pictures are repeatedly passed through the machine, may be employed in the testing phase.

Assuming a LPP machine is already trained then the test operation, which results in the generation of one output picture from one input picture, lends itself well to this mode of operation. The diameter-limited restriction (see the discussion in Section 3.5) can be lifted also, or at least partially relaxed, dependent on the number of feedback passes to be made. That is, the machine can react to and process features that are spread over a distance greater than that seen by a single window at once. For example, if the machine is attempting to find the centres of objects larger than the window size, this could not be effected by a single pass through the machine. However, multiple passes could progressively strip the outer layers from the objects until the machine is finally left with the centre points as required.

The operation of the feedback mode in testing is illustrated in Fig 4.5. The number of passes made through the machine may clearly vary from one upwards without limit.

There are several criteria by which it could be deemed that sufficient passes have been made. A fixed number of passes could be made (known by previous experience to be sufficient) or the pattern could be passed continually through the machine until no further changes occur in the resultant output. Both these approaches have been employed experimentally (see Chapter 6).



4.5 Cascaded Machines

with any machine that produces output data in the As same format as the input data, a set of LPP machines can be cascaded. That is, the output of one machine can be fed into the input of the next, the complete set of machines now being regarded as the whole picture processor. This is illustrated in Fig 4.6b.

Again, as with the case of feedback, this mode of operation may only usefully be employed in the testing phase, where the machine stages each produce an output. In training, as each stage requires two inputs and produces no output there is no obvious method of cascading the machines. Such cascaded stages must therefore be trained independently from each other, and can only be cascaded to commence



(b) Testing - Cascaded Machines



(c) Training - Cascaded Machines



Each Stage (1,2 and n shown) represents a particular section of the Transformation from IPP 1 to OPP n

Fig 4.6 Testing and Training of Cascaded Machines

testing. Consequently, the training of each stage must represent the particular (and probably different) process required at each stage of the transformation. This requirement is illustrated in Fig 4.6c.

4.6 Compounded Variants : The Problems of Complex LPP Machines

It has been shown in the above sections how variations can be introduced and to some extent formalized in the LPP machines. These variations have been broadly divided into four major classes :

- 1 internal data processing,
- 2 parallel or sequential mode of operation on pictures,
- 3 the use of feedback around a machine, and
- 4 the cascading of machines.

These last two classes together introduce the idea of compounded machines, where feedback need not only occur around single stages but possibly around more than one stage.

In principle, feedback of data can occur any number of times around any number of stages, and this represents the compounded machine both cascaded and with feedback. If the individual stages are capable of assuming any of the internal or mode variations described earlier, then this represents a more general machine.

However, this concept of the large and general machine is of questionable practical use. A machine that exploited all of these options simultaneously might be impossibly complex to analyse by experiment. Thus it appears reasonable to let such complexities evolve as necessity dictates.

In the experiments that follow, the machines used are thus generally simple variants, to enable meaningful comparisons of performances. At this early stage in the development of trainable picture processing systems, these experiments are aimed at producing results that can be extrapolated to more complex systems later.

CHAPTER 5

EXPERIMENTS WITH MORE ADVANCED LPP MACHINES

5.1 An Introduction to Further Experimental Work

As a result of the preliminary experiments in Chapter 3 some practical modifications have been suggested for the basic LPP machine. A general set of theoretical modifications has been described in the previous chapter, and some more experimental variations will be attempted here.

It will be noted that this is not primarily an investigation of the picture processing tasks themselves, rather an investigation into how the LPP machine performs such tasks, and the effect of design and operational changes on this performance. Hence a fixed range of picture processing tasks will often be retained over several of the experiments to permit comparative judgements of the results.

In performing these experiments it will be appreciated that there is no easy way of accurately or rigorously measuring the performance. Consequently, there will be a heavy reliance on visual examination of the picture outputs for assessment of the results.

5.2 Experiment 6 : A Range of Picture Processing Tasks

In the experiments performed so far, only one picture processing task has been attempted. This was the manual 'tidying up' of alphabetic characters involving cleaning and thinning. To exercise the system on other tasks, an LPP machine was trained to perform four different tasks. These were : cleaning, inverting, thinning and thickening of characters.

The machines used so far have operated on 16^2 patterns as these were adequate to show up the points raised regarding the LPP system. However, in the following experiments the picture resolution will be doubled - 32 samples will be taken in each direction. The 16^2 machine was defined as format 'F1'; the 32^2 machine is referred to as the 'F3' machine. It is otherwise identical internally, with two-levelled memory matrix cells - initially set to 'O'.

Train/Test Cycle

One IPP+EXP pair of patterns was found here sufficient to train the machine, and one test IPP pattern sufficient to establish the performance in general terms. This is because each 32^2 pattern effectively generates 1024 training patterns when used with a scanning window device and consequently trains the machine to a considerable extent.

For each of the four tasks to be learnt : clean, invert, thin, thicken; this IPP+EXP pair is shown at the top of a block of 4 patterns in Figs 5.1 to 5.4. Below these two patterns are shown the test IPP and the resultant OPP generated by the machine working in the parallel mode.

Results

The OPPs in Figs 5.1 to 5.4 illustrate that this machine can learn different tasks. While there is an unavoidable requirement of greater frame storage, the actual Learning Picture Processor is internally the same size for

· · · · · · · · · · · · · · · · · · ·			
	I]
	P	*****	F
	Ρ	· · · · · · · · · · · · × · · · · × · · · × · × × × × × × × × ·	P
	J	· · · · · · · · · · · · · · · · · · ·	'
• • • • • • • • • • • • • • • • • • • •	.'e	•••××××××××ו•••	Γı
••• ***********************************	s	•••• * * * * * * * * * * * * * * * * *	ra
	:t	••••×	a :
· · · X· XXX · XXXXXX · XXX · XXXXXXXXX			Ĺſ
••*************************************			נ
· · XX · X · · · · · XXXXXX · · · · · ·			
••• * * * * * * * * * * * * * * * * * *		•••••	
		· · · · × × × × × × × × × · · · · × × × × · · · · × × · ·	
•••×וו•••×××ו•×××ו••••×			
•••************************************		••••••	
· · · XXXXXXXXX · · XXXXX · · X · X · X		•••••	
		· · · × · · · × · × × × × × × × × × × ×	
	F		F
	3		13
			3
• • • • • • • • • • • • • • • • • • • •			
and a second of the second of			
	0		E
	P		3
	P	· · · · · · · · · · · · · · · · · · ·	(F
· · · · · · · · · · · · · · · · · · ·		•••••)
••••***		••••••••••••••••••••••	
••••*******	Т	· · · · · · · · · · · · · · · · · · ·]
•••• * * * * * * * * * * * * * * * * *	e		[r
• • • • • • • • • • • • • • • • • • •	s	· · · · · · · · · · · · · · · · · · ·	ra
	t		ιi
••••***		•••••••	n
		· · · · · · · · · · · · · · · · · · ·	l
•••• **••••			
•••••••			
		· · · · · · · · · · · · · · · · · · ·	
······································		••••••••	
••••×		••••×××××××××××××××××××××ו•••••••••••	
••••******			
••••××××××××××			
······································		· · · · · · · · · · · · · · · · · · ·	
· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·	
•••••••••	F		H
• • • • • • • • • • • • • • • • • • •	'3		7
	•		3

Fig 5.1 Experiment 6 Task : CLEAN

.

	I		Ι
	ΡI		ΡI
	þ		5
•• ************************************			1
	Ге		Γı
••• ***********************************	95	•••••	22
	st		i
			n
••••			
· · · XXX · · · · · · XXXXX · · · · · ·			
••••××××		· · · XXXXXX · · · · · · XXXXX · · · ·	
· · · ××××××××××××××××××××××××××××××××		······································	
•••• *****		•••••	
••••••••••••••		••••••••••••••	
	F		F
	3		3
**************************************		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
	(]
×ו•••××××××××××××××××××××××××××××××××	OF	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	EΣ
	PP		٢P
	ı		
			•
XX • • • • • • • • • • • • • • • • • •	Τŧ	***************************************	Τı
XX • • • • • • • • • • • • • • • • • •	95		ra
*****	st		i
××···×××××××···×××××××××××××××××××××××			n
XXXXXXXXXXXXXXX		××××××××××××××××××××××××××××××××××××××	
XXX • • • • • • • • • • • • • • XXXXXX • • • • • • • XXX		××××××××××××××××××××××××××××××××××××××	
*****		******	
	F	***************************************	F
	3	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	3
******************		******	

Fig 5.2 Experiment 6 Task : INVERT

	I		Ι
	ΡI		ΡĐ
	2	· · · · · · · · · · · · · · · · · · ·	2
· · · X X X X · · · · · · · · · · · · ·		•••••••••••••••••••••••••••••••••••••••	
···×××××××××××××××××××××××××××××××××××	T		T
	e	••••• ×××××××××××××××××××××××××××××××××	ra
• • ******	st		i i
	-		n
· · · X X X · · · · · · · X X X X ·		•••••••	l
••••×××		••••••••	
•••• *****			
		· · · · · · · · · · · · · · · · · · ·	
· · · XXXXXXXXXXXXXXXX · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·	
····XXXXXXXXXX ·⊼XXX ··················		••••••••	
· · · · × × × × × × × × × · · · · · × × × × × · · ·		••••••	
•••• * * * * * * * * * * * * * * * * *		· · · · · · · · · · · · · · · · · · ·	
•••• × × × × × × × × × × × × × × × • • • • •			
••••			
	F	· · · · · · · · · · · · · · · · · · ·	F
	3		3
		· · · · · · · · · · · · · · · · · · ·	
	0		E
· · · XX · · · · · · · · · · · · · · ·	P		X
•••• × × × •••••••••••••••••• × × ••••••	P		P
)		
		· · · · XXXX · · · · · · · · · · · · ·	
	Т	· · · · · · · · · · · · · · · · · · ·	Τ
	'e		r
••••×	S		а
• • • × • • • • • • • • × × • • • • • •	t	••••••••••	i
		•••••••••••××××	n
· · · · X · · · · · · · · · · · · · · ·			
••••×			
••••×		••••××××	
· · · · X · · · · · · · X · · · · · · ·		•••••	
* • • • • • • • • • • • • • • • • • • •			
· · · · · · · · · · · · · · · · · · ·		•••••••••	
		•••••••••••	
]	•••••••	E
			7 3
	3		3

IPP	Train	F3	EXP	Train	F3
IPP	Test	F3	OPP	Test	F3

Fig 5.4 Experiment 6 Task : THICKEN

.

both the 16² and 32² formats. This is an important point since both machines use a scanning window, which effectively serializes the input picture; a machine of fixed size could process a picture of any size given sufficient time.

In the experiments that follow, the 32^2 picture is taken as the current standard for the LPP machine, which has here been shown capable of learning different picture processing tasks as a result of re-training alone.

5.3 Experiment 7 : Tri-state/Bi-state Memory Matrix Cells

It has been noted in Experiment 5 that the use of multi-valued memory matrix cells (the F2 machine) may lead to possible improvements in performance, by extracting more of the useful information from the memory matrix. However, with the F2 machine suggested earlier, the complex internal processing is an expensive price to pay for the apparently small gains in performance.

A compromise should be possible with the use of a smaller range of memory matrix cell values. Ideally, this could also simplify the processing requirement and hence further improve the machine's efficiency.

It is suggested here that just three cell values would retain in the memory matrix most of the useful information available in the training set. Referring to Fig 3.11 it can be seen that the largest single group of memory matrix cells remains at the initialisation value - even after the machine has received considerable training. The only useful information contained within these cells is that the features they represent have not been seen in training. If a

107
test pattern selects one of these untrained cells, by presenting a feature not seen before, it would be advantageous if the resultant output pixel could indicate this lack of training. The resultant F4 machine would operate in the following manner.

Before training, all cells are preset to the initialisation value, represented as '?'. During training, the stimuli received from the training set cause the cells addressed to be either set to '1' or reset to '0'. In testing, those cells that have not been trained at all (and hence still contain '?') can now be distinguished from those that have been trained and contain either '0' or '1'. An appropriate output can then be made into each OPP pixel to reflect this. Repeated training in the same cell, but in the opposite sense will immediately overwrite the old cell contents with the new value, without re-entering the '?' state.

The operation of the F4 machine is represented in Fig 5.5 in terms of the response of the memory matrix to training stimuli. The F4 machine's response is shown compared to that of the F3 machine as used earlier. (The F3 response is shown for the two possible initial isation values.)

It is clear from Fig 5.5 that the F4 (Tri-state) memory matrix will retain all the information regarding the training stimuli that is found in both cases of the F3 machine's initialisation.

Experiment

This situation is illustrated by the test run shown in Fig 5.6 comparing these machines. This test was run in the



Fig 5.5 Effect of Training Stimuli on Memory Matrices

parallel mode, and the three pixel values are depicted as :

X if cell value = 1
? if cell value = ?
. if cell value = 0

(The training was shown in the top row of Fig 5.1).

Results

The OPP generated by the F4 machine in the centre row can be seen to differentiate between the regions of the test patterns over which it can legitimately generalize. This



Fig 5.6 Comparison of Bi-state/Tri-state Machines' OPPs

gives an indication of how suitable and complete was the training received earlier.

Discussion

The F4 machine requires no more internal processing than the F3 machine. The only changes involve the storage and handling of potentially three-valued as opposed to two-valued variables. This involves a slight increase in storage by a factor $(\log_2 3/\log_2 2)$.

Testing on Four Tasks

A more complete test of the performance of the F4 machine was run. The range of picture processing tasks (clean, invert, thin, thicken) attempted in Experiment 6 with an F3 machine was repeated with the new variant.

The training received in both cases was identical, and corresponds to the top rows of IPP+EXP patterns in Figs 5.1 to 5.4. The test IPPs and two OPPs (one from each machine) are shown for each of the four tasks in Figs 5.7 and 5.8.

The F4 machine can be seen to generate '?' pixels in regions where the training has been insufficient to allow the machine to generalize. Since neither machine is able to generate reliable information in these areas, more useful data is conveyed to the OPP field if this distinction between 'reliable' and 'unreliable' pixels is displayed. Thus, in the experiments that follow this tri-state memory matrix will be used predominantly as the new standard machine layout.



Fig 5.7 Experiment 7 : Bi/Tri-State MM : CLEAN, INVERT



Fig 5.8 Experiment 7 : Bi/Tri-State MM : THIN, THICKEN

5.4 The Concept of a 'Trained Percentage'

The fact that a F4 machine uses tri-state memory matrix cells can be used to generate a measure of the amount of training received by the machine. This is primarily because cells that are unaffected by training stimuli are now distiguishable from those that have been set or cleared by such stimuli. Consequently, the number of cells remaining in the initial ('?') state after training can be compared with the number of cells that have been altered (to contain '0' or '1'). This ratio can be expressed as :

(number	of t	rain	ed	cells)		100 Ø		_	Percenta	age	of
(total	numb	er o	f	cells)	·X	100 %	:	=	Trained	Cel	.ls

and will be referred to as the 'trained percentage'. In a system of tri-state cells, it can be seen equivalent to :

or :

The F3 (bi-state) machine cannot be used to calculate simply this trained percentage, but the F4 machine can give it directly. Fig 5.9 shows these measurements being taken from these machines (F3 in two cases, and F4). The data used

Before Training :	% Cells set to O	% Cells set to ?	% Cells set to 1
F3 Machine Init=1	0	-	100
F4 Machine Init=?	0	100	0
F3 Machine Init=0	100	-	0
After Training :			
F3 Machine Init=1	21.9	-	78.1
F4 Machine Init=?	21.9	64.4	13.7
F3 Machine Init=0	86.3	-	13.7
Key to Histograms			



Init=?







Fig 5.9 Percentage Totals of Memory Matrix Cells

in this figure were obtained by examination of the memory matrices after training in the first part of Experiment 7 (the pattern results having been shown in Fig 5.6).

Analysis

From Fig 5.9 it can be seen that the operation represented in Fig 5.5 is occurring - where there is a central band of residual cells in the machines which remain in the arbitrary initialisation state. (These are marked as 'Region R' in Fig 5.9.) If this state is distinguishable from the '0' and '1' states then the number of cells in this state can be measured directly. Thus the trained percentage can be most easily found from the F4 machine and is equal to :

(100 - 64.4) % = 35.6 %

This means that 35.6% of the cells were affected by the training set, which in this case was the IPP+EXP pair shown in the top row of Fig 5.1.

Prior to the use of this trained percentage value ('TP'), the only meaningful measure of the performance was a subjective evaluation of the resultant test OPPs. Now a more exact measure has been developed, although it must be noted that it only refers directly to the training quantity and only indirectly to the testing performance (ie. it reflects those cells whose value should have become either '0' or '1', but gives no indication which of these values is the more appropriate).

It should also be noted that this TP value can be a misleading figure of merit as it has a limiting value of 100%, and ultimately cannot be proportional to any

performance figure. A LPP machine with a TP of 100% ('fully trained') may still not give optimal picture processing performance. This only means that every cell has been accessed by the training set, but not that this training was necessarily correct. It will be shown later in Experiment 11 that while TP increases with a larger training set, again it is not a proportional increase. There is an asymptotic limit dependant on the quality of the training received.

Although these three factors : the quantity of training, TP value and the test performance are all related, and increase together, their relationship is neither linear nor readily quantifiable. However, relative changes in TP can can give clear indications of the effect of varying parameters in the LPP machine's operation. In this capacity, the TP value will be found a useful measure.

TP and the Memory Matrix Size

It has been noted that TP depends on the size of the memory matrix. This relationship may be more fully expanded. For an input window of w_i bits, there are 2^{w_i} cells in the memory matrix (assuming the cell addresses are formed by the simple stacking of binary pixels). When the machine is trained on a pattern of n bits, n accesses are made to the memory matrix. These will access any number (up to n) of different cells. The exact number depends on the variation in features in the training pattern. On a random data model of the input pattern, we have:

Number of training examples per pattern $\leq n$ Number of memory matrix locations = 2^{w_i}

thus: Addition to TP value per pattern
$$\leq \frac{n.100\%}{2^{w_i}}$$

for 'N' pictures in a training set:

Total TP value after receiving N patterns <

N.n.100%		Total training received
2 ^w i	Ξ	Memory Matrix Size

(The inequality simply illustrates that pictures generally contain a limited and repeated subset of all possible 2^{w_i} features.)

The TP value will remain constant for a variation in N , n or w if the expression

remains constant. As an example, four extra binary pixels could be added to the w_i bit feature window. This would require a training picture with sixteen times the number of pixels, or alternatively sixteen times the number of training pictures to reach the same TP value.

While this analysis contains gross assumptions regarding the lack of redundancy in such training patterns, it illustrates the problems that would be encountered if very large windows were used. Enormous quantities of training would be required to maintain a significant TP value in the bigger memory matrix. The fact that the memory matrix grows exponentially with the window size results in two limiting factors on this arrangement of a LPP machine : the storage needed and the training requirements.

The Use of TP in Analysing Experimental Results

In this subsection, an analysis is made of how the TP varies with the picture processing task being learnt. The TPs for the memory matrices (trained to perform four separate tasks) in the latter half of Experiment 7 are given in Fig 5.10. Also shown are the distributions of cells set to the three possible states.

From these data, it can be seen that the TP value for the tri-state machine (F4) is more or less task independent - thin and thicken tasks have similar TP but widely differing numbers of cells set to alternately '0' or '1'. This means that the F4 machine is not muddled by pictures that are mostly '0's or mostly '1's, and TP can be a valid measure of training.

However, the exact value of TP in this machine depends only on the number of different 3x3 bit window features seen in the training IPP. In the case of the tasks invert and thin, the training IPP was the same. (See Figs 5.2 and 5.3 the left patterns in the top rows are identical : a solid, thick letter A.) Consequently, these patterns accessed exactly the same memory matrix cells in both cases, even though the different EXPs then caused different data to be loaded into these cells. As a result, the TPs for these two tasks are identical, even though the number of cells equal to '0' and '1' differ, reflecting the different training. This highlights that TP is not, therefore, an ideal measure in all respects.

TASK	No. of Cells=0	No. of Cells=?	No. of Cells=1	No. of Trained Cells
Clean	112	330	70	182
	(21.9%)	(64.4%)	(13.7%)	(35.6%)
Invert	32	450	30	62
	(6.2%)	(87.9%)	(5.9%)	(12.1%)
Thin	61	450	1	62
	(11.9%)	(87.9%)	(0.2%)	(12.1%)
Thicken	1	436	75	76
	(0.2%)	(85.2%)	(14.6%)	(14.8%)

Histogram of Above Data :

(Key as in Fig 5.9)



Fig 5.10 Distribution of Exp 7 F4 Machines Memory Matrix Contents

5.5 Experiment 8 : Augmenting Training by Window Symmetry Operations

It has been noted how the effectiveness of the training set can be measured by examining the TP value after training. In an effort to increase this TP value it was recognised that many of these feature cells correspond to effectively identical features.

For example, many tasks show no dependence on the feature direction in the pattern field. This results in independence from rotation and reflection of the input window in isotropic picture processing. The features shown in Fig 5.11 should all generate identical OPP pixels.

•	•	Х	Х	•	•	Х	•	Х	•	•	•	
•	•	•	•	•	•	X	•	•	X	•	•	
•	X	Х	X	X	•	•	•	•	Х	•	Х	
Х	Х	•	•	X	х	•	•	•	X	•	X	
•	•	•	•	•	•	•	•	Х	•	•	X	
v												

Fig 5.11 Example Features requiring the same OPP Pixel under any Combination of Rotation and Reflection

This indicates that more useful information could be extracted from the training set, if this principle of rotation and reflection of the feature window is utilised. A reduction in the memory matrix size would be an alternative as a number of cells are equivalent and hence redundant. An 'F5' machine was devised to take advantage of such rotation and reflection symmetries. This is similar to the earlier F4 version, changed only in the function ' f_2 ' which generates the address from the window contents (see Fig 4.2). Each window extracted will be used to generate up to eight addresses and these will all be used to train the memory matrix repeatedly. These eight addresses will be generated by the rotation and reflection of the window in accordance with the layout shown in Fig 5.12.

P2 ::	Р3	Р4	P8	P1::	:P2	Рб	P7	P8	Р4	P5	P6
P1:	P 0	P5	P7	PO	P3	P5	P0:	:P1	P3	P0	Ρ7
P8	Ρ7	P6	Рб	P5	Р4	Р4	РЗ	P2	P2:	P 1	P8
P8	Ρ7	P6	P2:	P 1	P8	Р4	P3	P2	P6	P5	Р4
P1::	:P0	P5	P3	:: РО	P7	P5	P0:	P1	P7	P0	P3
:: P2	P3	P4	P4	P5	P6	P6	P7	P8	P8	:: P1::	P2

Fig 5.12 Eight Possible Rotations and Reflections Of a 3x3 Pixel Window

The memory matrix cells corresponding to these eight features will all be trained by the centre point value derived from the EXP pattern. Some of these permutations will generate identical addresses, dependent on the symmetry of the feature involved. (Some cells may be trained more than once with the same data, but the above method is used as it saves processing and rationalises the operation for any input window, whatever its symmetry. In any case, this cannot give misleading results, as once a cell is set, setting it again has no additional effect with this machine. Another important point is that the overhead of checking to reduce the effort of such repeated training, might well itself consume more effort than it saves.)

The retention of all 512 cells also simplifies the test procedure, which is carried out exactly as in the F4 machine. The test IPP windows address the relevant cells (which may now have been trained by equivalent, rather than identical features) and the contents are output as the new OPP pixels.

Experiment

The same four tasks used for training the F4 machine in the previous experiment were used again here for comparison. (This training data was shown at the top of Figs 5.1 to 5.4). The test IPPs and OPPs from both the F4 and F5 machines are compared in Figs 5.13 and 5.14. The TP values are tabulated in Fig 5.15.

Discussion

Examination of the data in Fig 5.15 reveals the expected increase in TP as a result of rotating and reflecting the input window from the training pattern. This shows in testing as an improvement in the OPPs from the F5 machine which have generally fewer '?' pixels, indicating improved generalisation ability. This is most notable in the case of the cleaning task, where there is a large reduction in the undefined pixels - the TP value changes from 35.6% to 65.8%.

Also shown in Fig 5.15 are the average TPs for the two







With/Without (r+r) : Tasks : CLEAN , INVERT





Fig 5.14 Experiment 8 : Test Results Comparison With/Without (r+r) : Tasks : THIN , THICKEN

THICKEN

	न्	4 m/c	NO (r-	+r)	F5 m/c with (r+r)			
TASK	Cells % = 0	Cells % = ?	Cells % = 1	T P (0+1)	Cells % = 0	Cells % = ?	Cells % = 1	T P (0+1)
Clean	21.9	64.4	13.7	35.6	35.7	34.2	30.1	65.8
Invert	6.2	87.9	5.9	12.1	7.2	84.0	8.8	16.0
Thin	11.9	87.9	0.2	12.1	15.8	84.0	0.2	16.0
Thicken	0.2	85.2	14.6	14.8	0.2	70.9	28.9	29.1
	Average TP = F4 m/c			18.6	Average TP = F5 m/c			31.7

Histograms of Above Data :

(Key as in Fig 5.9)



Fig 5.15 Comparison of F4 and F5 Machines' Memory Matrix Contents : With/Without (r+r)

cases of machines - with and without rotation and reflection. These are respectively 31.7% and 18.6% and represent a 1.7 fold increase in TP as a result of using this technique.

There is an important value that can be derived from the theory to predict this effective increase in training quantitively. It refers to the change in number of different possible 3x3 window features with and without rotation and reflection. Consequently, this factor of 1.7 will be compared later (Section 5.7) with this maximum possible theoretical increase (viz. 512/102).

5.6 Experiment 9 : The Effect of Scan Direction on an Anisotropic Picture Processing Task

The above use of symmetry, which extracts more information from the training set, relies on an isotropic picture processing task for coherent results. All four tasks used above were of this type and exhibited an increase in TP on the adoption of window rotations and reflections. However, the use of an anisotropic task (such as 'shift laterally') illustrates how the machine's output depends on the following :

- 1 the relationship between the direction of movement of the scanning window in training and the direction defined by the anisotropic task (eg. shift direction),
- 2 the use or not of rotation and reflection of the input window giving respectively incoherent or coherent results.

The combined investigation of these two effects gives four combinations of outputs to be examined experimentally. These are :

1	Scan in a given direction (eg. against the direction of shift)	-	use of (r+r) (F5 machine)
2	Scan in a given direction	-	NO use of (r+r) (F4 machine)
3	Scan in opposite direction (with the shift direction)	-	use of (r+r) (F5 machine)
4	Scan in opposite direction	-	NO use of (r+r) (F4 machine)

These four cases will be attempted below.

To facilitate execution of this experiment an alternative, but equivalent, method of effectively reversing the direction of scan will be used. Rather than physically reversing the scan direction - which has so far been arbitrarily set as left to right, top to bottom - the direction of the shift will be reversed. That is, cases 3 and 4 above will be run with a shift task in the opposite direction (viz. towards bottom right) to that used in cases 1 and 2 (towards top left). This method of effectively reversing the direction of scan when using an anisotropic picture processing task is used because it is simple to implement - requiring only the interchange of the IPP and EXP pair during training.

Experiment

The four cases specified above were run, using training and test characters from the same stock of hand-drawn, binary 32^2 patterns used in the previous experiment. These are illustrated in Figs 5.16 and 5.17.

Results

The resultant OPPs generated in these four cases can all be seen to be quite different and will be briefly described here.

Case 1 - Scan in opposite direction to shift, F5 machine

This results in very few pixels left in OPP 1, only a few isolated points set to '1' or '?'. The object is essentially removed entirely from the field.

Case 2 - Scan in opposite direction to shift, F4 machine

The OPP 2 generated is a shifted version (towards top left) of the test IPP as required. However, some breaks in the limbs can be seen at junctions.

Case 3 - Scan in same direction as shift, F5 machine

This results in a generally unshifted and 'ragged' OPP 3 with many holes and spurs over the entire pattern in all directions.

Case 4 - Scan in same direction as shift, F4 machine

The OPP 4 is a correctly shifted version of IPP, towards the bottom right.

Discussion

The training of a F4 machine on an anisotropic task such as shift is relatively insensitive to the direction of shift compared to that of scan. That is, cases 2 and 4 above performed coherently as trained and shifted the test IPP in the required directions.



Fig 5.16 Experiment 9 : Cases 1 and 2 : SHIFT Top Left



Fig 5.17 Experiment 9 : Cases 3 and 4 : SHIFT Bottom Right

However, in cases 1 and 3 - the F5 machine - the attempt at utilizing rotation and reflection has resulted in widely differing results dependent on the shift direction. This behaviour can be explained by the following considerations.

In the case of the shift direction being in the opposite direction to the scan direction (Case 1), the effect of the training set on the memory matrix must be It must be remembered that this is a temporal examined. process as patterns are scanned sequentially. The memory matrix is gradually built up by successive applications of the input and example window extractors (f_1 and f_2 of Fig 4.2) to the training pair. Consequently, the stimuli received towards the end of the scan will have the more recent effect than those at the beginning. Normally this is unimportant as in the case of isotropic tasks, the training would be consistent - wherever it originated in the training pair, and hence - whenever it was received in the scan period. However, in the case of an anisotropic task ('shift top left') the stimuli from the top of the picture (beginning of scan) is different from that at the bottom of the picture (end of scan). The stimuli could be formalized in general terms as follows :

- (a) stimuli from the top of the picture cause the machine to generate '1' pixels,
- (b) stimuli from the bottom of the picture cause the machine to generate '0' pixels.

The rotation and reflection of the input window removes the possiblity of dependence on orientation of the features and hence no dependence on left, right, upper or lower edges can remain. The stimuli are reduced simply to generate '0' or '1' pixels from symmetrical features. That is, the training is inconsistent and generates a state of dynamic equilibrium in the memory matrix, where the contents at any point are indeterminate.

This is illustrated in Fig 5.18a where the training pair IPP+EXP are shown with sample windows extracted towards both the beginning and end of the scan period. The stimuli can be seen to vary from 'generate 1 pixels' to 'generate 0 pixels' as the scan proceeds in this case. Consequently, as the later stimuli predominate, the test run in the experiments just performed reveals a memory matrix trained to generate predominantly '0' pixels. This can be seen in the lower left pattern of Fig 5.16 (Case 1).

The reverse is true in the case of the opposite shift direction (Case 3). As shown in Fig 5.18b the training stimuli received later in the scan result in the generation of '1' pixels, resulting in a OPP (lower left of Fig 5.17) that is generated by a memory matrix trained in this manner. It should be noted that although this OPP is generally full of spurs and holes, it is not shifted in any particular direction. (The 'noisy' result is due to this inconsistent training received from the beginning and end of the characters, for they are not symmetrical.)

This experiment has demonstrated clearly that these machines rely most heavily on the most recent information received in training. This means, in the case of a sequential scan, the 'end' of a picture will predominate. If this differs from the transformation seen at the beginning IPP Train

EXP Train



(b) SHIFT Towards Bottom Right

IPP Train

EXP Train



Fig 5.18 Training Stimuli Received at Start and End of Scans for Two Shift Operations

of the picture, the machine is subject to 'neurosis' - it cannot resolve the inconsistency. (This 'neurotic' aspect of behaviour is covered in some depth in Experiments 16 and 17.)

5.7 Experiment 10 : 5-bit Window and the Direct Examination of the Memory Matrix

It has been mentioned in earlier sections that the memory matrix can be examined directly after training as an aid to understanding how the LPP machine operates. This direct examination of the memory matrix cells' contents has not yet been implemented. Only the integrated totals of numbers of cells set equal to particular values have been examined so far, producing the type of data seen earlier in Figs 5.9 and 5.10.

However, the interrogation of the LPP simulator will supply these cell data contents directly, albeit in a rather unwieldy form - a table of 512 tri-state variables. In order to appreciate these data, it will be helpful to temporarily change the format of the LPP machine. This will result in less bulk data to be examined, and will facilitate later understanding of a larger (512 cell) memory matrix.

The 5-bit Window Format

The 9-bit window used so far will now temporarily be replaced by a 5-bit window, consisting of a centre point and its immediate four-connected neighbours on a rectangular lattice. This is transformed by the address calculator (f_2 of Fig 4.2) into a 5-bit binary address in the range 0-31. The remainder of this new machine ('F6' Format) is identical to the F4 (9-bit window) machine. This new window format is illustrated below in Fig 5.19.



Fig 5.19 5-bit Window Format used by F6 LPP Machine

Experiment

This F6 machine was trained on the same data as the F4 machine in Experiment 7 : the four tasks : clean, invert, thin, thicken. These training patterns were illustrated in Figs 5.1 to 5.4. A listing of the addresses, corresponding 5-bit features and the resultant cell data contents are shown below in Figs 5.20 and 5.21. This is given for each of the 32 cells in the memory matrix and also for each of the four tasks involved.

This listing illustrates how the LPP machine has been trained to react to each of the 32 possible 5-bit input features. For each of the four tasks, the output pixel that the machine would generate in testing is shown in the corresponding column. It may also be seen how TP values are generated, and their relevance to training of the memory matrix. These TP values for each of the four tasks are shown M.M. Addresses, 5-bit Features and Cell Contents for the Four Tasks : Clean, Invert, Thin, Thicken.

м.м.	Address	-	Cell Co	ntents tr	ained to	
[lec	Binary	Feature	CLEAN	INVERT	THIN	THICKEN
00	00000	•	•	x	•	•
01	00001	. x .	•	?	?	?
02	00010	x	•	x	•	x
03	00011	x x .	x	?	?	×
04	00100	X • •. •	•	x	•	x
05	00101	. x . 		?	?	x
06	00110	x . x		•	•	x
07	00111	× × . • •		·	•	x
0 8	01000	x	.	x	•	x
09	01001	. x x		?	?	?
10	01010	x . x		?	?	?
11	01011	× × × •	x	?	?	x
12	01100	× • × •	x	x	•	×
13	01101	. x x	x	•	•	x
14	01110	x x . x	x	x	•	x
15	01111	× × ×	x	•	·	x

CELLS 00 - 15

(

= X)

Fig 5.20 Memory Matrix Listing for F6 Machine - Part 1

M.M. Addresses, 5-bit Features and Cell Contents for the Four Tasks : Clean, Invert, Thin, Thicken.

м.м.	Address	_	Cell Co	ontents ti	rained to	1
Dec	Binary	Feature	CLEAN	INVERT	THIN	THICKEN
16	10000	· · · · · · · · · · · · · · · · · · ·		•	•	x
17	10001	. x . x		?	?	x
18	10010	x x		x	•	x
19	10011	x x . x		•		x
20	10100	× . • ×	•	?	?	?
21	10101	• × • • × •	x	?	?	?
22	10110	x x	x	?	?	?
23	10111	x x . x x .	x	•	•	×
24	11000	x x	•	x	•	x
25	11001	• × × ×	•	x	•	x
26	11010	× . × ×	x	?	?	?
27	11011	x x x x	x	•	٠	x
28	11100	x x	x	?	?	7
29	11101	. x x x	x	•	•	x
30	11110	x . x x . x	x	?	?	?
31	11111	x x x x x x	x	•	•	x

CELLS 16 - 31

1 = X)

.

Fig 5.21 Memory Matrix Listing for F6 Machine - Part 2

below in Fig 5.22, with data taken from Figs 5.20 and 5.21 in accordance with the formulae in Section 5.4.

For the sake of completeness, the test OPPs actually generated by this 5-bit F6 machine are shown in Figs 5.23 and 5.24, compared with the OPPs generated by the 9-bit F4 machine in Experiment 7. These two machines have received the same training and test inputs, and consequently the outputs differ only as a result of the window size being reduced. It is interesting to note that in the case of the 'thin' task the training appears too coarse for a smaller 5-bit window, yet the other tasks show reasonable results from both machines. (It is to be remembered that these results were obtained with a memory matrix of only 32 tri-state variables.)

With the above data, it can be seen how the F6 machine reacted to its training, and consequently generated the OPPs shown in Figs 5.23 and 5.24. An examination of each pixel in the test IPPs, together with its four neighbours, will indicate (from the look-up table of Figs 5.20 and 5.21) the corresponding OPP pixel.

For the 9-bit window machine, the equivalent look-up table is, of course, sixteen times larger and hence a direct examination of the full memory matrix would be excessively tedious. Methods for effectively reducing the number of cells to be examined are thus desirable.

Reduction in Memory Matrix size by Rotation and Reflection

Neither the F4 or F6 machines used above made use of rotation or reflection of the input window. However, this has already been achieved with the F5 machine. In addition to an effective increase in the training to be gained from a

F6 m/c Tri-state M.M.									
TASK	No. of Cells=0	No. of Cells=?	No. of Cells=1	No. of Trained Cells					
Clean	17	0	15	32					
	(53%)	(0%)	(47%)	(100%)					
Invert	10	13	9	19					
	(31%)	(41%)	(28%)	(59%)					
Thin	19	13	0	19					
	(59%)	(41%)	(0%)	(59%)					
Thicken	1	9	22	23					
	(3%)	(28%)	(69%)	(72%)					

Histogram of Above Data :

(Key as in Fig 5.9)



Fig 5.22 Distribution of M.M Contents of F6 Machine As Trained in Experiment 10

INVERT





Fig 5.23 Experiment 10 : Tests Results : F4/F6 m/cs Tasks : CLEAN , INVERT

THICKEN





Fig 5.24 Experiment 10 : Tests Results : F4/F6 m/cs Tasks : THIN , THICKEN

given set, this can also effectively reduce the number of cells in the memory matrix. Many features (and hence cells) are equivalent and consequently redundant. Only a relatively small proportion of the cells - corresponding to a 'preferred subset' of all possible features - need be retained. To illustrate this subset of features, consider again the 5-bit window as used above.

In this format, there is a maximum total of 32 unique features, all shown in Figs 5.20 and 5.21. However, if any feature that becomes redundant under rotation or reflection is removed from this list, the number of different cells drops to 12, as shown in Fig 5.25. These 12 features constitute the subset of 'preferred locations' in the memory matrix of this machine, and could in principle perform by themselves any isotropic picture processing task as competently as the full set of 32 cells.

It should be noted that these preferred features are in pairs. That is, each adjacent pair of features has the same neighbours, differing only in the centre point PO. If the dependence on PO can be removed without detrimental effect on the test performance, then the number of cells required is halved - leaving only 6 distinct windows from the original 32. (It should be mentioned that this argument applies to the original 'full set' of features also independence from PO halves any memory matrix size.)

9-bit Window Memory Matrix Listing

In the case of the 9-bit F4 machine, the use of rotation and reflection of the input window (producing the F5 machine) reduces the total number of cells in the memory matrix from 512 to 102 preferred locations. A listing of all
'Preferred' Location Subset		'Non-preferred' Locations					
Address	Feature	Equivalent Features obtained by Rotation and Reflection	1				
00							
01	• × •						
02	x : .	X . 04 08 X 16 . 	· x				
03	x x .	X	x. x				
06	x	X . 12 . X 24 . X 18 X . X X	× X				
07	x x . ·	13 . X X 25 . X X 19 X . X X 25 . X X 19 X	x. x				
10	x . x	20 X					
11	x x x	21 . X . X					
14	x . x · ·	28 . X 26 X . X 22 · X X X X	x x				
15	x x x x •	29 . X X 27 X X X 23 X X X X X	X X X				
30	x . x x . x						
31	x x x x x x						

Fig 5.25 5-bit Window 'Preferred Features' and Equivalents

.

these cells and their corresponding features appears in Appendix 2a.

Appendix 2a, these data are laid out In in the following manner. Each of the 512 cells in the memory matrix assigned a hexadecimal address in the range 000-1FF. is These are listed with the corresponding 3x3 bit window feature shown beneath in accordance with the re-formatting arrangement already described in Section 4.2. The preferred subset of features are 'boxed' throughout the listing. Examination of the 'unboxed' features reveals that all these features can be generated by rotation or reflection of those consequently the former are redundant boxed. and in isotropic picture processing. Again, note how these boxed features occur in pairs throughout the listing. This is the addresses are organised with the because least significant bit corresponding to PO - the centre point Hence, the pairs of boxed features are identical value. apart from this central point.

In the F5 machine devised earlier, all 512 cells were retained despite the rotation and reflection of the input window. This was because of the resultant minimal changes required in the software simulator in the training phase. The machine rotated and reflected each input feature in training to one, two, four or eight equivalent features (dependent on its degree of symmetry) and modified all these cells. The testing phase looked up a single cell in the normal manner. The maintenance of the complete memory matrix (512 two-bit words) is a justifiable extravagance in this case, in the light of the advantages of this approach.

This software compatibility between machines with and without rotation and reflection extends to the listing of the addresses and data contents of the memory matrix. A sample listing of the cell data contents of the F5 machine trained in Experiment 8 to 'thin' is shown as in The format follows that of the window feature Appendix 2b. listings in Appendix 2a, and consists of each address listed above the corresponding cell contents : one of '.', '?' or 'X'. The preferred subset of cells are again boxed to aid interpretation. This is expanded upon below.

5.8 Interpretation of LPP Machine Algorithms

It has been noted in Section 2.9 that the examination of the memory matrix constitutes an attempt to interpret the machine's method of processing. The memory matrix contains the information derived from the training set, although it is in a form more suitable for assimilation by machine than man. However, it does represent the algorithm generated by the machine for processing pictures. This leads to two important possibilities :

1 the examination of the memory matrix contents (albeit hampered by their volume) gives insight into picture processing algorithms that come directly from a source of such processes - some examples. This is done without intervention by man and a consequent bias on how such a task should 'best' be performed. The algorithm contained in the memory matrix should reflect the training exactly, in the sense that it was produced autonomously by machine. If these data can be interpreted correctly, they may well represent a definitive, rather than arbitrary, algorithm. This is ultimately what research into picture processing by machine is seeking to achieve. This problem has thus been reduced to :

- (a) the provision of suitable examples,
- (b) the correct interpretation of the resultant internal state of the machine.

the possibility of examining all possible algorithms 2 with such a machine is approaching. With a machine that does not use rotation or reflection of a binary 9-bit window there are 2^{512} (~10¹⁵⁰) possible different algorithms. It is obviously impossible to test these by automatic generation of all these algorithms. However, on using rotation and reflection this number falls to 2^{102} (~10³⁰). This is still an impossibly large number, yet by selective additional restraints it can be reduced further to a practicable, although still large, number. Such restraints could be generated by considering the task attempted. The process of 'thinning' for example, need only be restricted to regions of the pattern (and hence windows) with a crossing number of That is, a window straddling an edge of an object has two. two changes of polarity of the neighbours surrounding the centre point when examined as a ring. The 20 pairs of features in a 9-bit window that fulfil this condition are indicated with an asterisk in Appendix 2a. If the dependence on the centre point PO can again be removed (which again halves the number of features involved) the number of possible different features drops to 20 single examples. These are shown in Fig 5.26 below with PO thus removed.

•	•	•	Х	•	•	x *x.
Х		•	•		•	X . X .
•	•	•	•	•	•	
Х	Х	Х	۰ X י	Х	Х	* * * * *
•		•	Х		•	X X . X
•	•	•	•	•	•	· · · · · X
۰ ٪ ۰	Х	÷¥·	۰ X ·	Х	÷¥r	
Х		Х	Х		Х	(PO has been removed)
•	•	Х	Х	•	Х	• X• - 'Don't care'

Fig 5.26 20 9-bit Windows with Crossing Number of Two

This leaves only 2^{20} (-10⁶) possible different algorithms, hence it would be feasible to attempt all these cases by automatic generation and testing of these memory matrices. Other such restraints on the features to be examined could be tried for other picture processing tasks. This would similarly enable the testing of an exhaustive set of memory matrices as a step towards interpretation of such machine generated algorithms.

5.9 Experiment 11 : The Variation of TP with Training Set Size

The Trained Percentage value (TP) has been used in Experiments 7 and 8 to determine how the changes in operation and format of the LPP machine alter the effective training received. Here the effect of a change in the training set size on TP will be examined, and how this relates to the change in output when the machine is tested on actual patterns.

Experiment

An F5 machine was set up, with a tri-state memory matrix and a 9-bit window rotated and reflected in training. It was trained on a varying number of hand-drawn characters, taken from the set used earlier in Experiment 2. (These were digitised in a 32^2 format here, and not 16^2 as used earlier.) The example pictures were manually cleaned and thinned to a uniform limb width as described earlier. Five training runs were made, with training sets of 1, 4, 16, 32 and 100 pairs of patterns. After each training session, the memory matrix was tested with a fixed test IPP, thus generating a set of OPPs.

Results

The data collected from the five memory matrices are shown in Fig 5.27 as a table and histogram in the manner of Fig 5.9. A graph of TP against 'Ntr' (the number of pairs of patterns in the training set) is also included. The test IPP and the five OPPs produced are shown in Fig 5.28.

The TP shows a rapid rise as Ntr changes from 1 to 16, but levels off as Ntr exceeds 16. This is reflected in the OPPs - the 'quality' of processing increases rapidly as Ntr reaches 16, but thereafter remains relatively constant.

Discussion

The set of OPPs shows machine behaviour that becomes self-explanatory in the light of the TP data collected. The increase in TP reflects an increase in performance seen in

Ntr	% Cells = 0	% Cells = ?	% Cells = 1	Τ.Ρ.
1	22.3	76.7	1.0	23.3
4	30.0	64.5	5.5	35.5
16	37.9	31.6	30.5	68.4
32	37.9	30.1	32.0	69.9
100	41.0	29.3	29.7	70.7

Histogram of Above Data :

(Key as in Fig 5.9)



Graph of T.P against Ntr :



Fig 5.27 Distribution of M.M Contents of F5 Machine Trained in Experiment 11 with Different Ntr



Fig 5.28 Experiment 11 : F5 Machine Trained on 1, 4, 16, 32, 100 Pairs the first three cases. Similarly, a relatively constant TP appears as a constant processing performance in the last three cases.

There only remains a need to explain the 'knee' in the curve in the graph of Fig 5.27. This can be attributed to the fact that of the 102 possible different features under rotation and reflection, there is a large variation in the likelihood of a particular feature occurring within a particular processing application. For example, those features having a large crossing number represent small width, multi-limbed junctions. These are obviously uncommon in this character set, and hence no amount of training is ever likely to set those memory matrix cells corresponding to such features. Since the TP curve levelled off around 70%, it may be inferred that 30% of the possible features are 'uncommon' in this character set. The memory matrix contents (after training with 100 characters) are listed in Appendix 2c. Examination of this listing reveals that those cells still in the initialisation state '?' after training with 100 characters (boxed in this listing) do represent uncommon features in the training set, as expected.

5.10 Experiment 12 : Down-Loaded Memory Matrix

It has been mentioned in Section 5.8 that an automatic generation of memory matrix contents could be used to test all possible picture processing algorithms. An alternative to this is the production of a single set of cells, generated externally and down-loaded into the LPP machine. The machine may then be tested in the normal manner to reveal how this matrix performs.

The 'Keyin' Facility of the Simulator

This acts by initially clearing the memory matrix of the machine, then prompting the operator with each of the 102 preferred cell features. (This use of the subset of effort required, without cells greatly reduces the detracting from the essential features of this method.) The operator replies with the data cell contents (one of '0', '?' or '1') to be placed in that cell corresponding to the feature presented. This reply is inserted into that cell, and also into all the equivalent cells under rotation or reflection. In this manner, all 512 cells are filled with data as the machine proceeds through the preferred subset. The resultant memory matrix may then be stored permanently, before testing begins.

Experiment

The 'keyin' facility was used to create a memory matrix designed to locate the edges or outlines of objects. This was done by consideration of each of the features presented to the operator, then responding with the new pixel that would ultimately leave only the edge of objects. That is, if the feature would be centred on an edge point, the '1' reply was made; if not, '0' was specified. Appendix 2d shows the resultant memory matrix - the cells prompted (the preferred subset) are shown 'boxed' together with the operator's replies of cell contents. Examination of Appendix 2d and the listing of the corresponding features (Appendix 2a) will show how the operator responded to each feature, in an attempt to generate the 'edgeing' function. (This LPP machine was consequently to bypass the usual training period.)

The machine was tested in parallel with three objects illustrated on the left of Fig 5.29 to ascertain its performance. The resultant OPPs are shown on the right of the diagram.

Results

The 'keyed in' memory matrix can be seen to have correctly 'edged' the test IPPs - resulting in a single width line located on the outermost egde of the objects. (Interestingly, an 'error' has occurred at the bottom of OPP 3, shown boxed in Fig 5.29. This is generated from the input feature 'OBD' in IPP 3. Examination of this cell in Appendix 2d reveals that it does indeed contain an erroneous 'O', fed in by the operator.)

Discussion

It has been shown that manually generating a memory matrix for a specific task is a practical alternative to training by example. The edging operator is chosen as particularly simple to implement, but serves as a suitable illustration of the principle. However, it requires the intelligence of the operator to supply the ability to process pictures. This procedure does not constitute machine learning in any useful sense, as the machine is being used simply as a tool for executing the process defined by the operator. Consequently, this avenue of research will not be developed further here. It will merely be recorded as an alternative mode of operation in which no machine learning or trainability is exploited.



Fig 5.29 Experiment 12 : Memory Matrix Keyed In by Operator to EDGE FIND

5.11 Summary of Experiments 6 - 12

To consolidate the results achieved in this second experimental chapter, there follows a brief summary of the main conclusions. It should be noted that all the algorithms described in this chapter have employed parallel processing in the testing phase.

A higher resolution (32^2) LPP machine was used in <u>Experiment 6</u>, with an otherwise identical internal format. This confirmed that such a machine can perform a set of different tasks by re-training alone.

Tri-state memory matrix cells were used in <u>Experiment 7</u>, enabling the machine to produce results which illustrate not only the algorithm, but also the adequacy of the training received. A 'trained percentage' (TP) was defined which served as a measure of training quantity.

Rotation and reflection of the input window in training resulted in an effective increase in training and thus in performance (Experiment 8). However, this is only of use in symmetrical picture processing. In Experiment 9 an assymetrical operation was attempted with such an arrangement - and illustrated behaviour heavily dependent on factors such as the scanning window direction. That is, the LPP is shown to retain recent training. If the training varies the machine is being 'asked to do the impossible' and hence becomes 'neurotic'. This will be examined later in Experiments 16 and 17.

In <u>Experiment 10</u> a 5-bit window was used to allow the generation, and hence examination of a small (32 cell) memory matrix. This direct examination gives considerable insight into how the memory matrix reflects the training,

the use of the TP value, and the effect of rotation and reflection of the input window. This leads to the possibility of limited interpretation of the full sized (512 cell) memory matrix generated with a 9-bit window.

The effect of varying the training set size is examined in Experiment 11, where the OPP results and TP values were viewed in the light of this change.

Experiment 12 illustrated the possibility of downloading the memory matrix, rather than training by example. This alternative produces good results, yet relies on a prior knowledge of the operation and layout of the machine.

Further experimental investigations will be made in the following chapter.

CHAPTER 6

EXPERIMENTS EMBODYING SPECIAL TRAINING TECHNIQUES

6.1 Experiment 13 : Training by Specially Prepared Examples

Two possible methods of increasing the quantity of training received by the machine were suggested in Section 3.5. The first was the increasing of the size of the training set, as demonstrated in Experiment 11 above. The second was the creation of special training characters to increase the number of different features found in each training pair. This latter course will be attempted here.

This problem can be reduced to providing special examples which illustrate the task to be performed more comprehensively than random example characters. These characters will ideally contain a larger proportion of all possible features, together with correct examples of the task as applied to these features.

Examination of the memory matrix after training on randomly chosen example characters will show the features for which training could be improved. These features not trained correctly invariably cause the generation of '?' or erroneous pixels in testing. So, a training example pair containing these features – shown processed correctly – should result in enhanced test performance. This will be attempted in the following experiment.

This experiment will also be used as an opportunity to attempt several other developments in machine layout and

operation. The high quality of training, as a result of using these specially prepared characters, allows changes to the machine in other areas without poor training masking the results.

6.1.1 The 'Thinning' Task

task of thinning was chosen as a The suitably non-trivial task, revealing a great difference between machines trained on random and specially created examples. This task was attempted by an F5 machine trained on random examples in Experiment 8. This same machine format will be The training examples were shown at the top of used here. Fig 5.3, and the test results in Fig 5.14. The most serious shortcoming was the breaking of characters' limbs, which occurred when an already thin limb was processed. This was to be expected, since such thin limbs were not present in the training IPP - and hence the machine was not trained to process such features. The essence of the approach to be attempted here is to create a training set containing examples of all possible features shown correctly processed. such that the machine can learn to deal with any test IPP presented to it.

The Creation of Special Characters as Thinning Examples

The characters to be created should contain features shown processed as below, to train the machine to 'thin' correctly :

 (a) Wide limbs (that is, edges that extend beyond the range of a single 3x3 window) should be stripped back - both convex and concave edges,

- (b) Narrow limbs should be thinned down only as far as single width limbs,
- (c) Single width limbs (including single width junctions) must be left unbroken.
 (It is this last condition upon which earlier attempts at thinning have failed.)

Later developments within this experiment will show a further condition to be of interest :

(d) Ends of lines should be maintained.

The training pair created contains examples of all the above conditions (a) to (c), and a second pair includes the (d) condition also. These will illustrate how, with the proper training, it is possible to be quite specific regarding the exact picture processing task required of the LPP machine.

Initially, only the former case, with the three requirements (a) to (c) will be examined. The equivalent picture processing task may be summarized as :

> 'Thin, whilst maintaining connectedness, ... but losing line ends.'

The example characters were created by hand to illustrate this task, using the picture editing facility of the LPP simulator (see Chapter 7), and are shown in Fig 6.1a. These characters do not represent any particular pattern type, nor are they necessarily representative of the expected test set. They were designed solely according to the criteria (a) to (c) above. That is, IPP 1 contains thick

160



'Thin, Maintain Connectedness, but LOSE Line Ends'

IPP	1	Train	EXP	1	Train	
· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	IIGLIII			IIIGLII XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
· · · · ×	× · · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · × · × · · × · · · · · · · · · ·		× × × × × × × × × × × × × × × × × × ×	
••••	••••	••••••	· · · · · ·		· • • • • • • • • • • • • • • • • • • •	

(b) Training Pair Specially Created to :

'Thin, Maintain Connectedness, and KEEP Line Ends'

IPP 1 Train

EXP 2 Train

Fig 6.1 Training Characters Specially Created For Experiments 13 (a-f) limbs, concave and convex edges, narrow limbs, line ends, single width limbs and junctions, all shown correctly processed in EXP 1.

6.1.2 Experiment 13a : Initial Run

An F5 machine was trained to 'thin, maintain connectedness and lose line ends' using the pair of patterns shown in Fig 6.1a. The machine was then tested in the parallel mode with a set of three characters shown on the left of Fig 6.2. The resultant OPPs are shown on the right of this figure.

Results

The machine can be seen to have thinned these three characters, although the last two have been broken. This has occurred in several places, where the original limbs were two units wide. This is apparently in conflict with the training stimuli, which did not show any examples of such behaviour.

Discussion

The reason for the breaking of the characters lies in the fact that these breaks only occur on double width limbs, the wider and narrower width limbs all remaining intact. This suggests that the breaks are due to the machine's thinning of these limbs simultaneously from both sides (as this particular testing was implemented in parallel), resulting in a zero width (broken) section. The machine correctly recognized a single width limb as a feature not to be further thinned from either side. The problem lies in the fact that the machine is effectively operating simul-



Fig 6.2 Exp 13a : Test Results after Training With Special Characters (One Pass, Parallel Mode)

taneously on all pixels in IPP, not that the training is necessarily incorrect. This breaking of a double width limb is a well-known problem when a picture processing machine is applied in this 'parallel' mode, as here (73,6). The alternative 'sequential' mode of operation was described in Section 4.3, and is attempted experimentally below.

6.1.3 Experiment 13b : Sequential Mode of Operation

The above experiment was repeated with all parameters and data kept constant, except that in testing, the LPP machine was applied sequentially to the test IPPs, to generate a new set of OPPs in Fig 6.3.

Results

Here, the machine has again thinned the characters, including double and single width limbs, to a minimum of one unit width resultant limbs. However, in the case of the letter 'J' the upper left limb has been removed entirely, as has the upper left serif of the letter 'B'. The thick limbs of the letter 'A' have been thinned to a varying degree, leaving vertical left hand edges where areas of the object are 'shadowed' from the downward moving scan direction.

Discussion

The sequential mode of operation has disabled the machine from breaking limbs. There are no breaks anywhere in the OPP set. However, the removal of entire limbs that point into the direction of scan is the apparent result of this sequential application. As the scan proceeds along a limb, it repeatedly removes points, as it has been trained to 'lose line ends'. This proceeds until either a junction is



Fig 6.3 Exp 13b : Sequential Application of Machine Trained on Special Characters (One Pass)

encountered, or the scanning centre leaves the limb behind. It should be noted that while the limbs pointing into the direction of scan are removed entirely, the other limbs are only shortened by a small amount, as the machine 'loses a line end' on one occasion - when the scan is centered on this line end point.

This process of losing line ends, either by degrees or completely in one pass, indicates that the machine would eventually entirely remove any limbs with ends if allowed to repeatedly act on such patterns. This will be verified below.

6.1.4 Experiment 13c : The Use of Feedback in Testing

The F5 machine as trained above, is applied to the IPP set repeatedly until the OPPs show no further change. That is, feedback passes in testing will be made, as described in Section 4.4. The sequential mode of operation will be used again. The same IPPs are used, and the OPPs generated after each pass are illustrated in Figs 6.4 (letter 'A') and 6.5 (letters 'J,B').

Results

The letter 'A' is rapidly thinned to a unit width 'skeleton' after 4 passes through the machine. Thereafter, each pass removes a unit length from the lower limbs. The upper loop does not break at any time, although the junctions between this loop and the lower limbs contain '?' pixels. After 13 passes, the lower limbs have been removed entirely, leaving only the static single width upper loop.

The letter 'J' has its upper left hand limb removed



Fig 6.4 Exp 13c : Feedback Stages Applied To IPP 1 in the Sequential Mode



To IPPs 2 and 3 in the Sequential Mode

168

immediately after one pass. Thereafter the other limb ends are gradually cut back on each successive pass, until finally the direction of the upper right limb changes from horizontal to diagonal. This enables its complete removal in the next pass, and the consequent removal of the entire remaining vertical limb in the pass after that, leaving a null field.

The letter 'B' is quickly transformed into a single width skeleton, and after two passes such 'limbs' that do exist (the serifs) are removed. This leaves a static single width skeleton composed of two attached closed loops.

Discussion

As expected, by inference from the previous experiment, the repeated passing of patterns through this machine will eventually lose any features except closed loops. These will be reduced to single width loops, which are never broken. These loops are centered on the right hand lower edges of wide limbs due to the scanning direction effect, and hence are not ideal skeletons, which would be centered along the middle of such limbs. However, the process acts reliably and predictably, after training on just one specially produced pair of examples. The loss of line ends is to be expected as the training contained examples of this. The training will be modified in this respect below.

6.1.5 Experiment 13d : Modification to Training Set

In this section, condition (d) above is included - the retention of line ends - in order to produce a more conventional thinning algorithm. A pair of training patterns

169

was produced (Fig 6.1b) representing the algorithm :

'Thin, maintain connectedness, and KEEP line ends.'

On re-training the F5 machine, the same test set was presented to the machine. Again, the results were fed back repeatedly through the machine operating in the sequential mode, until the OPP results were static. The IPP letter 'A' and its set of OPPs at each pass are shown in Fig 6.6, the letters 'J,B' and their OPPs in Fig 6.7.

Results

A comparison of these OPPs with those produced in the previous experiment (Figs 6.4 and 6.5) show two main differences :

- 1 The retention of limbs at their full original length
- 2 The fewer number of passes required to reach a static result

In all three cases in this experiment a static, single width skeleton, with all limbs retained completely, was produced after a small number of passes through the machine.

Discussion

The modification to the training made in this experiment to retain line ends has manifested itself in the test phase as a retention of full length skeletons. This successful production of a unit width skeleton is well-known to be of great value in picture processing (51).



Fig 6.6 Exp 13d : Machine Trained To 'Keep Line Ends' Feedback Passes Applied Sequentially to IPP 1



Fig 6.7 Exp 13d : Machine Trained to 'Keep Line Ends' Feedback Passes Applied Sequentially To IPPs 2 and 3

6.1.6 The Examination of the Memory Matrices after Training with Special Purpose Examples

It has been illustrated above how it is possible to be quite specific - by training alone - regarding the exact picture processing task required of a LPP machine. In the cases above, the training has been adjusted to represent the two tasks :

- 1 'Thin, maintain connectedness, lose line ends' and
- 2 'Thin, maintain connectedness, keep line ends'

The two memory matrices after training with these tasks were examined as in the previous analysis; the resultant totals of cells set to '0', '?' and '1' being shown in Fig 6.8a as a table and histogram.

It should be noted that the TP value in both cases is 42.8% - a high value, compared to the TP value obtained in Experiment 8 (Fig 5.15) for the corresponding 'thin' task of 16.0%. This latter figure was obtained on training with a pair of non-specially prepared characters seen in Fig 5.3. This suggests that the training pairs used here (Fig 6.1) contain a much larger proportion of all possible 3x3 bit window features.

The fact that the two TP values for the two cases of different training here are exactly equal is to be expected. As seen before (Section 5.4), both pairs of training patterns used identical IPP patterns (on the left of Fig 6.1), it is only the EXPs that differ. IPP addresses the memory matrix, and if identical IPPs are used in different training phases they will still address exactly the same (and hence same number of) memory matrix cells in each case.

TASK	No. of Cells=0	No. of Cells=?	No. of Cells=1	No. of Trained Cells
Thin, Maintain Connectedness, LOSE Line Ends	122 (23.8%)	293 (57.2%)	97 (19.0%)	219 (42.8%)
Thin, Maintain Connectedness, KEEP Line Ends	106 (20.7%)	293 (57.2%)	113 (22.1%)	219 (42.8%)

(a) Totals of M.M Cell Contents after Training :

Histogram of Above Data :

LOSE Ends



(Key as in Fig 5.9)

KEEP Ends



(b) Feature Differences in M.M. Cell Contents :

Preferred Features		. X . . X . 	X . X . 	. X X . X .
No. of Equivalent Cells (Total=16)		4	4	8
Cell	LOSE Ends	•	•	•
Data Contents	KEEP Ends	х	Х	Х

Fig 6.8 Totals and Differences in Memory Matrices Trained in Two Cases in Experiment 13 As a result, the TP values will be identical. This can be seen in the totals of Fig 6.8a, where the number of cells left equal to '?' (untrained) is equal in both cases to 293 out of 512.

Differences in Memory Matrices Reflecting Different Tasks

The differences in the memory matrices after training the two different tasks can be found by direct on examination of the two cell contents' listing similar to those in Appendices 2b to 2d. The two complete memory matrices from this experiment are not reproduced here, but merely their differences. These differences occur in 16 cells, as may be deduced from the differences in totals in Fig 6.8a of cells equal to '0' or '1'. It should be recalled that the F5 machine was used, which rotates and reflects the input windows, and so these 16 cells correspond (in this case) to just three preferred cells or features. These features are shown in Fig 6.8b.

These differences are consistent with the training, in that the features where the training differs represent line ends. In the first case '0' pixels would be generated in testing (losing line ends) and, in the second '1' pixels are specified (keeping line ends).

This illustrates how the creation of special characters for training can generate quite specific memory matrices. In these two cases, the memory matrices differ in only 16 out of 512 cells (-3%), yet the resultant test OPPs generated show significant and predictable differences.

6.1.7 A Summary of Parallel/Sequential Processing Applied To Lose/Keep Line Ends

The experiments performed so far have given insight into the use of an LPP machine trained on two alternative sets shown in Fig 6.1 and operated in two alternative modes - parallel and sequential. Together with more exhaustive experiments not reproduced here, this has enabled general conclusions to be drawn regarding these some variations in operation and their resultant test performances.

The four cases of operation to be compared are :

- 1 Parallel operation trained to lose line ends,
- 2 Parallel operation trained to keep line ends,
- 3 Sequential operation trained to lose line ends,
- 4 Sequential operation trained to keep line ends.

In all cases the OPPs are repeatedly fed back to the inputs in testing to observe the processing develop to its ultimate result.

Experimental Investigations

Experiments 13c and 13d have respectively examined cases 3 and 4 above, and further experiments (not reproduced here) have examined cases 1 and 2. These results from cases 1 and 2 may also be deduced from the behaviour seen in Experiments 13a, and will be summarized below. Examples of cases 2 and 4 (processed to a static result) will be compared later in Experiment 13f.

Comparison

The summary of the behaviour of the four cases appears in Fig 6.9. This includes a description of the changes in test patterns as they pass repeatedly through the machine, and hand-drawn sketches of OPP sets illustrating the process.

From this diagram, the test performances in the four cases can be summarized as follows :

- <u>1</u> Parallel operation trained to lose line ends Breaks character, then loses resultant line ends, finishes with a null field from any starting object shape.
- 2 Parallel operation trained to keep line ends Breaks character, but retains resultant line ends, finishes with possible short breaks in an otherwise complete unit width skeleton.
- 3 Sequential operation trained to lose line ends Cannot break character, but loses line ends if any, finishes with only closed loops remaining as unit width rings.
- 4 Sequential operation trained to keep line ends Cannot break character or lose line ends, finishes with a complete unit width skeleton; often overelaborate as 'limbs' are produced to corner points of original thick limbs or noise spurs.

M O D E	M/c Trained to : Thin, while LOSING Line Ends	M/c Trained to : Thin, while <u>KEEPING</u> Line Ends		
P A R A L L E L	Parallel operation, hence double width lines CAN be broken as machine strips away two sides simultaneously. Most lines eventually ARE broken, and ends that result are then gradually trimmed back on successive passes. <u>Result:</u> NULL Field. In general, objects fragment, then line ends retreat:	Parallel operation also, hence breaks CAN occur as at left. However, line ends that result on either side of such breaks are retained once they (and other) limbs reach unit width. <u>Result:</u> Skeleton correct but for short breaks Objects thin to a broken skeleton: AAAAAAAAAAA		
いてのまた	Sequent. operation means NO breaks. No loops or limbs are broken, but once limbs are of unit thickness, they dis- appear (QUICKLY if pointing into the scan direction, SLOWLY if pointing away from the direction of scan.)	Sequent. operation means NO broken limbs possible Once unit width reached, (often after first pass) ends retained. Hence, over-elaborate skeleton produced with limbs to corners and noise spurs.		
T I A L	Result: single width loops with no limbs. Characters without loops result in NULL field.	<u>Result:</u> full-length complete skeleton centred on lower right edges of original.		
	Skeleton produced, limbs disappear :	Objects quickly reach elaborate skeleton :		
	AAAAA	A A A A A		

Fig 6.9 Comparison of Machine Operations in Parallel or Sequential Mode, Trained to Lose or Keep Line Ends

.

6.1.8 Experiment 13e : Direction of Limbs Affecting Processing Time

It has been stated in Fig 6.9 that in the case of a sequential LPP machine trained to lose line ends (case 3 above), the direction of the limbs compared with that of the window scanning direction affects the time taken to remove these limbs. This will be examined here.

An F5 machine was trained on the pair of patterns in Fig 6.1a ('lose line ends') and then repeatedly applied sequentially to a test IPP. This test pattern was composed of two objects in the same field, essentially identical apart from their orientation. The objects each consisted of a thick closed loop with a thick limbed spur projecting from it - upwards in one case (into the scan direction) and downwards in the other (with the scan direction).

This IPP 4 is shown in the top left hand corner of Fig 6.10. The resultant OPPs after successive passes through the machine are shown in the remainder of the diagram.

Results

The thick limb pointing upwards is removed entirely after just one pass through the machine. The remaining two loops are reduced to unbroken single width static rings after three passes. The lower limb is gradually removed, at the rate of one pixel each pass, and finally disappears completely after nine passes, leaving only the two static loops.

Discussion

The immediate removal of the upward pointing limb is a result of a sequentially applied algorithm, continually


Fig 6.10 Exp 13e : Limb Direction Affecting Removal Speed

removing the line end, then on the next line scan (within the same field scan) removing the already retreating line end. This process repeats until the entire limb is removed in one frame scan – that is, in one pass through the machine. The downward pointing limb loses only a small end portion on each pass, as the scan only covers the line end once in each field scan or pass.

This result confirms the performance behaviour claims made in Fig 6.9 regarding the case 3 machine. This dependence on the scan direction suggests that a picture processor could take advantage of a reversible scan.

6.1.9 Experiment 13f : Parallel/Sequential Behaviour Exhibited With a LPP Machine

To confirm the claims made in Section 6.1.7 regarding the behaviour of sequential and parallel machines, this final section of this experiment was run.

Experiment

A LPP machine was trained to 'thin and keep line ends' then applied in the sequential and parallel modes to a set of test inputs. These test inputs are shown in the centre columns of Figs 6.11 and 6.12. The results were produced using repeated feedback, the outputs being continually passed back into the machine until essentially static results were obtained. The OPPs produced using the sequential mode are reproduced on the right of Figs 6.11 and 6.12, and the parallel mode results on the left.



Fig 6.11 Exp 13f : Comparison of Parallel/Sequential Applications with Feedback to IPPs 5-8



Fig 6.12 Exp 13f : Comparison of Parallel/Sequential Applications with Feedback to IPPs 9-12

Results

The comparison of the results confirms the LPP machine behaviour as summarized in Fig 6.9 above. These characteristic differences are already well-known (20) and are not only a consideration restricted to trainable systems such as these.

Conclusion of Experiment 13

This concludes Experiments 13a to 13f, which have investigated the use of specially prepared training characters. This has shown how training may be adjusted to be quite specific in the tasks required (for example, 'keep or lose line ends') and can be improved to such an extent that other, more subtle effects on the test performance may be investigated. These investigations may also be further aided by the use of feedback in testing, to accentuate the processing behaviour. These machines have also been shown to exhibit the usual effects of parallel and sequential applications to test inputs.

6.2 Experiment 14 : Variations in the Addressing Function

In the previous experiments, the Address Calculator Function, as represented by f_2 ' in Section 4.2, has remained a simple binary word re-formatting function. That is, this function, which acts on a binary input W to form a binary output A ($A = f_2(W)$), does not perform any calculation or processing to generate its result. A processing function will now be attempted.

Consideration of the ways in which a binary input window may be transformed into a binary address leads to an

infinite variety of possible functions. These more sophisticated functions fall broadly into two groups - those that reflect the 'brightness' of the window, and those that are dependent on the 'structure' of the pattern contained within the window. (The function used earlier was more rudimentary, to the extent that it did not rely implicitly on either of the above characteristics of the window to generate the address.)

An example of a function of the former type would be a total or average value of black (or white) pixels in the window. This is obviously closely related to the brightness, but independent of the structure within the window. A function dependent on the structure might represent the concavity, convexity or limbs in the window pattern.

An address calculator function that relies on such features will be considerably more costly in processing time and complexity than the earlier simple re-stacking. However, it is likely to be more efficient in the size of the memory matrix required, as there is a necessarily smaller combination of characteristic features possible than the maximum possible number of windows (512) used earlier.

The F7 Format

The retention of a small (3x3) bit window extractor function results in a very small number of possible features of the type discussed above. Consequently, a single new address calculator function was created that made use of both types of characteristics - brightness and structure.

Consider the ring of eight-connected neighbours around the window centre point PO. A function that relies on the 'brightness' of such a ring is the simple total number of

pixels ('t') set equal to '1'. Here, this value 't' may range from 0 to 8.

A function that depends on the structure within this window may be generated by calculation of the crossing number around the ring of immediate neighbours of the centre point. The crossing number (X) is defined as the number of transitions between black and white as the pixels around the centre point are examined in a ring. 'X' is necessarily an even number, and hence the value 'k' (=X/2) will be used to avoid redundancy. Clearly, k is the number of limbs connecting to the centre point of the window and may range from 0 to 4 on this rectangular lattice.

Dependence on this centre point value PO is retained as a single bit in the address. This address calculator function is thus composed of these three characteristics, the values 'k,t,PO' arranged as in Fig 6.13 below.

(This change in the LPP machine format is effected by a single subroutine change, as described later in Section 7.5. The original subroutine 'CADDR' which corresponds to the 'Address Calculator (f_2) ' is listed in Appendix 1a (lines 5000 to 5510 for the F5 LPP machine format. The new version of 'CADDR' for this F7 format simply replaces the original subroutine.)

Experiment

The F7 LPP machine as described above was set up in the software simulator and trained on the pair of specially prepared patterns used in the previous experiment. That is, the pair of patterns shown in Fig 6.1b was used, designed to illustrate the task : 9-bit I/P Window : W

P2 P3 P4	PO	1-bit	Centre point pixel Two values : 0 or 1								
	P1 P0 P5 P8 P7 P6	→ t	4-bit	Total pixel value in ring Nine values : O to 8							
		k k	3-bit	Half-crossing number in ring Five values : 0 to 4							

These are combined to form :

8-bit Memory Matrix Address : A

MSB LSB $b_7 \ b_6 \ b_5 \ b_4 \ b_3 \ b_2 \ b_1 \ b_0$ $k \ t \ P0$

Hence M.M in practice uses 256 (=2⁸) cells, although less than 90 (=2x9x5) are accessible. Fig 6.13 F7 Machine Address Calculator Function

'thin, maintain connectedness and keep line ends.'

This use of a training set known to be effective was to focus the investigation on the changes in performance due to the changes in machine format alone - to avoid the problem of poor training masking this effect. Consequently, the same test IPPs, modes of operation (parallel and then sequential) and number of feedback passes (ie. 16) were all used here, as in part of the previous Experiment 13f shown in Fig 6.11. The four test IPPs and the corresponding OPPs generated by the parallel and sequential modes (all with feedback applied to ensure completion of the process) are shown in Fig 6.14. These are to be compared directly with the F5 machine results in Fig 6.11.

Results

The results obtained here with the F7 machine are broadly similar to those obtained earlier with the F5 machine. That is, the IPPs have all been thinned to a unit width skeleton on repeated application of the thinning algorithm. The expected variation in performance seen between parallel and sequential processing has occurred again, further confirming the earlier analysis of this behaviour.

However, there are some interesting non-random differences between the results of the F5 and F7 machines. The skeletons produced by the F5 machine were single width and generally eight-connected. The corresponding single width limbs from the F7 machine are four-connected, the difference being especially apparent in diagonal lines. This difference is illustrated below in Fig 6.15.

It will also be noted that there are no '?' pixels, as the machine was preset to contain '1' pixels. This is necessary for the reasons explained in the discussion below. (The alternative of presetting the machine to '0' pixels before training makes little difference to the outputs.)

The results with the parallel mode of operation produced static results after 16 feedback passes, whereas the sequential mode of operation produced results that were often in a small local state of stable oscillation. That is, on each pass a local transformation on a particular feature produced an output that was eventually transformed back into



•	•	•	•	•	•	•	•	•	٠	•	•	•	,	•	٠	•	•	•	•	•	•	٠	•	•
•	•	•	•	•	•	•	•	•	•	٠	•	•		•	•	•	•	•	•	•	•	•	•	•
Х	Х	Х	Х	Х	•	•	•	•	•	•	•	Х	C	Х	Х	Х	Х	•	•	•	•	•	•	•
•		•	•		Х			•	•		•	-	•	•	•	•	Х	Х	•	•	•	•	•	•
•	•	•	•	•	•	Х	•	•	•	•	•	•	,	•		•	•	Х	Х	•	•	٠	•	•
•			•				Х						,						Х	Х	•		•	
	•		•	•			•	Х					,	•						Х	Х		•	•
			•	•					Х				,								Х	Х	•	•
									Х	•							•		•	•		Х		
						-			X													X		
			•			Ī		Ţ	x										•	·		x		
•	•	•	•	•	•	•	•	•	Ŷ	•	•	•	•	•	•	•	•	•	•	•	•	Ŷ	•	•
•	•	•	•	•	•	•	•	•	л	•	•	•	•	•	•	•	•	•	•	•	•	л	•	•
		Εj	igh	nt-	-cc	onr	neo	cte	ed						Fc	our	r-(or	nne	ect	cec	i		
		SI	ce]	Let	:a]	LI	_ir	nb:	S						Sł	(e)	Let	al	LI	_in	nbs	3		
																						-		
((SÉ	imi	ila	ar	to	o t	cho	ose	e i	Ĺn			(Si	Lmi	112	ar	to	o t	:hc	ose	e i	n	
	F	ig	б.	.11	1	: I	75	m,	/ c .	.)				Fj	İg	6.	. 12	i :	: I	77	m/	′c.)	

Fig 6.15 Differences Between Eight and Four-connected Limbs as Exhibited by F5 and F7 Machines

the original feature. The particular cycle that occurred is illustrated in Fig 6.16 below. These errors are due to inadequate training, where such patterns have not occurred in the training set. Unlike the F5 machine, the F7 machine must necessarily output definite values on each pass, hence the possibility of oscillatory behaviour.

х. х. Х Х • . . • . • • • • .Х. . Х. . X . . X . • • . . . ••• X X X . . . X X **.** X X X X . X X X X etc... . X . . Х. . X X . • • • • х. Х... х. х. • .

F7 Machine (trained on patterns in Fig 6.1b) produces this cyclic behaviour on this feature on each successive feedback pass in the sequential mode of operation.

Fig 6.16 Local Stable Oscillatory Behaviour

Discussion

It is difficult to relate the reasons for the differences in results to the structure of the F5 and F7 machines. The more complex address calculator function (F7) means that not only is intuitive analysis difficult, but so is an analysis based on statistical examination of the machine's internal state. Neither an analysis of the TP value (derived from examination of cell totals) nor a physical listing of the memory matrix cells (as in Appendix 2 - albeit in a different format) is of much interpretive use.

However, it is interesting to note that such a machine, with this complex addressing function, not only works but works relatively well. Certainly the test performance compared with the F5 machine reveals similar picture processing ability having been trained by the same experiences only. It should also be noted that the memory matrix size has been reduced from 512 to less than 90 cells, yet comparable results have been produced.

(Less than 90 cells are actually used for the following reason. Although the three variables (k,t,PO) may take 5, 9 and 2 values respectively, suggesting their product as the total number of cells required, several cells are never used. This is because they represent impossible combinations. For example, it is obvious that t and 8-t must be greater than or equal to k for consistency, resulting in several cells' addresses never arising, and the corresponding use of considerably less than 90 cells in the memory matrix.) The major repeatable difference in testing is seen as a variation in dealing with the structure of the pattern within the 3x3 window. This is not unexpected as the F7 machine relies on this structure in a totally different manner from the F5 machine, and hence reacts differently in testing. This sensitivity to structure is in some sense an improvement in performance.

There are three further points to discuss concerning this specific machine, which arise from theoretical considerations rather than experimental results.

1 Rotation and Reflection

The more complex address calculator function generating k and t effectively replaces the requirement used in previous formats to rotate and reflect the input windows in training. These new cell addresses are invariant under rotation and reflection and thus implement this function automatically. Consequently, in building this new format in the simulator, not only was the 'CADDR' subroutine changed as described above, but also the routine to rotate and reflect the input window was removed from the software.

2 Memory Matrix Preset Value

The value to which the memory matrix cells are preset before training must be examined closely in conjunction with the mode of operation in which the machine will be run. Specifically, the preset value must depend on whether or not the machine will be tested with feedback. This is because if the memory matrix cells are preset to '?' as before, the subsequent feedback of OPPs containing '?' pixels cannot be easily resolved into a consistent value for k or t. These

totals ideally should be generated from binary (not trinary) variables. The conflict occurs in the former case (k) in deciding whether :

'?' '0' '1'
pixels = pixels or pixels

in the comparison to define the changes of state as the ring of neighbours is examined, and in the latter case (t) deciding whether '?' pixels should be regarded as 'black', 'white' or something in between. This problem was resolved in this experiment by presetting the cells in the memory matrix to contain '1' pixels. (The alternative of presetting the cells to '0' made little experimental difference.)

3 Memory Matrix Effective Size

The effective size of the memory matrix of the F7 machine has been reduced from 512 to less than 90 cells, compared with a reduction from 512 to 102 with the F5 machine. While this reduction is comparable in this case, much larger reductions could be envisaged when larger windows are used with an F7-like machine in future.

Interpretations of Variations in the Addressing Format

The above experiment varied the memory matrix addressing format used from the earlier simple 9-bit pixel stack address. This leads to the question as to the theoretical optimum memory matrix addressing mode that may be generated from a 9-bit binary input window.

The address calculator function ($A=f_2(W)$) that takes a 9-bit argument and simply re-formats this to a 9-bit binary result loses no information at all in this process. That is, the F5 machine's memory matrix must be potentially

most capacious in terms of the ultimate information the However, this is obviously to be weighed against storage. the more efficient alternatives that may store the same information in less space. The F7 format would seem to be candidate from the results of these experimental such а observations. There is an added complication to be weighed in the search for the optimum performance - the computational cost of such a calculating function. This acts against the information storage efficiency, and again, each potential system must be evaluated with this in mind.

Unfortunately, in this imprecise field of training a picture processor by examples (which themselves must be imprecise if they are to represent practical data, gathered from realistic situations) the only method of ascertaining the performance is by pragmatic examination of test results. This too will be imprecise, but in many such complex systems this is often the most efficient method of searching for a justifiable conclusion on performance.

Other Window Formats

This change in the addressing format illustrates how a more memory efficient machine may be produced which is still capable of processing pictures when viewed through a 3x3-bit window. Changes in the window itself are also possible; that is, in the Input or Example Window Extractors as represented in Section 4.2 as :

 $W = f_1(IPP, x, y)$ Input Window Extractor EXP/P0 = f_2(EXP, x, y) Example Window Extractor

Examples of variations in the input window can be simple extensions of the size (beyond 3x3, or even below 3x3

in Experiment 10) to encompass a feature size more as closely suited to the type of processing envisaged. The resolution of pixels need not be constant over the window, if such a system were found efficient. An example of this type is illustrated in Fig 6.17 below, where a reduction in resolution away from the centre point results in a 'local pyramid' type of configuration. This use of such pyramids local window is an extension of the already over а established use of such quadtrees and pyramidal data structures as picture descriptors over the entire field (5,27,76). Here, within a local window, the full pixel resolution is retained at the centre point, yet the next three layers of pixels are 'averaged' to generate a single-bit brightness value for each of the eight surrounding groups of pixels.

Such a window format would take detailed account of the centre point and its immediate neighbours, and depend less on a broader spread of pixels. This may be a better compromise than an equivalent system where full resolution is retained over the entire input window.

This system could be extended indefinitely, reducing resolution as more neighbours are encompassed. It is suggested here as a possibly more efficient method of processing local windows by such trainable systems; but has not been attempted experimentally in this work.

6.3 Experiment 15 : Locating and Tracking of Objects

A short experiment in this series was performed to examine how a trainable picture processing system would

9x9 bit Window in the Input Picture	Full in	ke t	sol he	uti Cer	lor ntr	n M re	lai Pi	nt xe	ai	ned
[]	Γ		· · ·							
••••••		•	• •	•	•	•	•	•	•	
		•	• •	•	•	•	•	•	•	
		•	• •		•		•	•	•	
· · · · · · · · · ·		•	• •	2	3	4	•	•	•	
••••••		•	• •	1	0	5	•	•	•	
•••••••		•		8	7	6	•	•	•	
•••••		•	• •	•	•	•	•	•	•	
· · · · · · · · · · · · · · · · · · ·		•	• •	•	•	٠	•	•	•	
•••••		•		•	•	•	•	•	•	



This results in a 17 bit window with resolution high near centre point and lower as distance from centre increases.

Fig 6.17 An Example of a Pyramidal Type of Representation As a Variation in Window Format

tackle a task somewhat different from the 'shape analysis' range attempted above. This task was the location and tracking of objects within the field of view. Location of objects by such a machine could be accomplished by simply marking the object desired in the field, and tracking could possibly move or modify the desired object in the desired manner. The location task was attempted first.

Experiment

The training of a F5 machine was accomplished using a field containing a large object among several smaller objects as IPP (to represent 'a target against a noisy

background' for example). The EXP was a lone marker centred on the larger object, thus defining the task as 'produce a marker on the desired object'. A set of eight such hand-drawn pairs were used to train the F5 LPP machine, three of which are illustrated in Fig 6.18. Examination of these patterns will show clearly the task attempted.

The memory matrix contents, as they changed throughout the training period were 'totalized' after each training pair was applied, and the TP value at each stage calculated. These data are shown in Fig 6.19 as a table and histogram.

The machine was tested in parallel on a set of input patterns shown in the left hand column of Fig 6.20. These can be seen to represent such 'target' pictures with an increasingly noisy background. The resultant set of OPPs are shown on the right of this figure.

Results

The test inputs with little or no noise are correctly processed to give a single marker appearing in the output centred on the object to be located. As the noise in the input increases, the machine eventually starts to react to this by generating marker outputs at the position of the larger noise objects in addition to the required object.

Discussion

The ability to locate objects correctly in the face of moderate noise indicates successful operation of the LPP machine in these cases. The greater noise producing spurious results is to be expected, in that the machine is obviously reacting to the size of objects only, not any other intrinsic properties such as shape or orientation. Training IPPs



No. of Training Patterns Received	No. of Cells=0	No. of Cells=?	No. of Cells=1	No. of Trained Cells
0	0	512	0	0
	(0%)	(100%)	(0%)	(0%)
1	142	313	57	199
	(27.8%)	(61.1%)	(11.1%)	(38.9%)
2	158	285	69	227
	(30.8%)	(55.7%)	(13.5%)	(44.3%)
3	207	249	56	263
	(40.4%)	(48.6%)	(11.0%)	(51.4%)
4	238	215	59	297
	(46.5%)	(42.0%)	(11.5%)	(58.0%)
5	230	191	91	321
	(44.9%)	(37.3%)	(17.8%)	(62.7%)
6	234	183	95	329
	(45.7%)	(35.7%)	(18.6%)	(64.3%)
7	246	163	103	349
	(48.1%)	(31.8%)	(20.1%)	(68.2%)
8	234	147	131	365
	(45.7%)	(28.7%)	(25.6%)	(71.3%)

Histogram of Above Data :

(Key as in Fig 5.9)

.

No. of Patterns :



Fig 6.19 Exp 15 : Development of M.M Contents During Training Phase



Fig 6.20 Experiment 15 : Test Results

Thus, the test results confirm the training was as thorough as is possible with such a machine; indeed, the TP value obtained of 71.3% (see Fig 6.19) confirms that the quantity of training was ample.

For the machine to be able to differentiate between the desired object and noise (or any other objects) it must be trained on information that is 'visible' through the (in this case) 3x3 bit window. Such a small window used here precludes the use of any intricate structure or design in the required object as a distinguishing feature to which the machine may react. Consequently, 'size' compared to the 3x3 window is the only feature available to the machine trained in this manner, thus accounting for its behaviour.

This determination of size using a small window is encouraging, given the usual limitations of such windows. However, this size is strictly limited to that directly comparable with the window.

The task of 'tracking' (in which an object may have its motion on two temporally successive frames predicted) is frustrated by this small window also. (This has been verified by experiments not described fully here, where the outputs showed no coherent response.) It would be necessary to distinguish between the 'front' (advancing) and 'back' (receding) edges of the required object for the machine to be able to predict the next frame showing the direction of motion of the object. Such distinguishable features are just conceivable on a 3x3 window, but these would not represent realistic, distorted features, such as would be received 'off-camera' in any real situation.

The Need for Bigger Windows

The limit of possible processing in this task (and others) with this small window has been reached. Further investigations must make use of larger windows - large enough to enable detailed structure of pictorial objects to be contained within a single window. The use of a larger window should also be accompanied by the corresponding increase in overall frame size (that is, greater than 32^2) to enable a field of view much larger than the window extracted. The combination of these two requirements may be stated alternatively by stipulating that a far greater overall resolution or finesse should be used in defining discrete pixels in the original digitisation process.

6.4 Experiments 16 and 17 : LPP Machine 'Neurosis'

There is a need to develop a more generalised approach to understanding these LPP machines. Experiments have been performed that give performances of specific machines in specific applications. It has emerged that this performance is predominantly dependent on the training received, and to a lesser extent on the machine format and operation.

It is wished to shift the experimental emphasis from the investigation of particular cases to the development of a more useful tool in assessing the potential for picture processing by learning machines. The quality of training is known to be paramount, and so a more penetrating analysis of this quality is highly desirable. This will not necessarily lead to better ultimate performance, but certainly to a better understanding of the capabilities of these machines.

An LPP Machine sensitive to Neurosis : the F8 Machine

As it happens, a relatively simple variant of the LPP machines already developed gives much of this type of information, previously lost. The 'F8' machine was created, which is capable of recording a 'neurotic' memory matrix cell - one that has been trained to different values on different occasions - ie. inconsistently trained. This is done by introducing a fourth possible state for the cells. The state transition diagrams for responses to the various stimuli are shown in Fig 6.21 to explain this. A comparison is made with the most similar F5 machine.



Fig 6.21 State Transition Diagrams for F5 and F8 Machines

It can be seen that any attempt at inconsistent training with the F8 machine will result in a cell being set

Experiment 16

As a practical exercise for this F8 machine, it was trained on the second training set used in Experiment 13 (see Fig 6.1b). The results (which now show the extent of 'neurotic' memory after training) are shown in Fig 6.22, again compared with the original results from Experiment 13 using the F5 machine.



Fig 6.22 Exp 16 : Memory Matrices of F5 and F8 Machines

(Although only one type of 'N' cell is detectable after training, comparison of the F5 and F8 results allow the separation of the 'N' cells into two bands - those that were ultimately left equal to '0' in the F5 machine, and those left equal to '1'. Hence the two bands of 'N' cells in the F8 machine result.)

Results

The use of the F8 machine shows a result of 8.6% neurotic cells after training. This must be classed as

'good' training, as the remainder of Experiment 13 showed to be the case.

Discussion

This short demonstration serves to illustrate the potential now available for assessing the quality of training. This is a considerably more powerful measure than the TP value developed earlier, which merely measured the quantity of training, both consistent and inconsistent.

Before a full discussion of the implications of this type of investigation, a further short development is made below, generating an even more powerful tool for LPP machine behaviour analysis.

The F9 Machine

A final variant (F9) machine was set up with the following response in each memory matrix cell to training stimuli. Each cell contains two counters, one to count the number of '0' stimuli received, the other to count the number of '1' stimuli. Both counters are initially set to zero before training and saturate if they reach their maximum value. (In this implementation, these are two four-bit binary counters, and thus each has a range of 0-15.)

Experiment 17

The F9 machine was again trained on the set used in Experiment 13 (Fig 6.1b). A second training session was also implemented to provide further data for investigation. This training used the set in Experiment 15, three of the eight pairs used being shown in Fig 6.18.

Results

The raw results (the two memory matrices after training) are not reproduced here, as they require some manipulation to become informative. Similarly, there are no test picture results, as no algorithm for using these matrices in testing has been defined. (The investigation is concerned solely with the training and the machine's reaction to this.)

Discussion

Sixteen values may be recorded in either of the two counters in each memory matrix cell. To present the information usefully, the total number of cells left in each of the 256 possible combinations are counted. This is shown in Fig 6.23 below, where a table of 16 rows and 16 columns for each memory matrix is shown. In each entry in the table, the number of cells with a '0' total and a '1' total given by the axes is shown.

There are several points to note :

- 1 The left hand side of the table corresponds to few '0' stimuli, the right hand side to many '0' stimuli,
- 2 Similarly, the lower region corresponds to few '1' stimuli, the upper region to many.

This results in :

3 Those totals grouped around the lower left hand corner correspond to little training of any kind. (Indeed, those in the 0,0 square correspond to completely untrained cells, '?' when implemented

		T															
Λ	15+	5	•	•	•	•	•	•	•	•	•	•	•	•	•	8	•
	14	•	•	•	•	•	•	•	•	•	•	•	•	٠	•	•	•
	13	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
	12		•	•	•	•	•	•	•	•	•	•		•	•	•	
l	11	.	•	•	•	•	•	•	•	•	•	•			•	•	•
'1'	10	•	•	•	•		•	•	•	•		•	•	•	•	•	
1	9		•	•	•	•	•	•	•	•	•	•	•	•	•	•	4
Stimul	Li 8	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	7	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•
Rec'o	16	8	•	•	•	•	•	•		•	•	•	•	•	•	•	•
1	5	•	•	•	•		•	•		•	•	•	•			•	
	4	10	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	3	24	•	8	•	•	•	•	•	•		•	•	•	•	•	•
	2	20	8	4	•	•	•	•	•	•	•	•	•	•		•	•
	1	26	•	•	•		•	•	•	•	•		•		•	4	8
	0	293	17	4	•	12	12	•	4	•	•	•	•	•	4	•	29
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15+
1	'O' Stimuli Rec'd															>	>

(b) Trained on Set in Fig 6.18

.

٨	15+		•	8	•		•	•	•	•	•	•	•	•	•	•	•
1	14	•	•	•	•	•	1	•	•	•	•	•	•	•	•	•	•
	13	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	12	•	•	•	•	•	•	٠	•	•	•	•	٠	•	•	•	•
		•	•	•	•	•	3	•	•	•	•	•	٠	•	•	•	•
•] •	10	•	•	•	•	•	•	•	•	•	٠	•	•	•	•	•	•
0.6.4	y	4	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
Stimu.		• 1		•	•	•	•	•	•	•	•	•	•	•	• '	•	•
Rool	1 6	4	4	•	0	•	•	•	•	•	•	•	•	•	•	•	•
need		•	8	•	•	•	•	•	•	•	•	•	•	•	•	•	å
	<u>ц</u>	•	8	•	•	•	•	•	•	•	•	•	•	•	•	•	Д
	3	12	4	8	•	•	•	•	•	•	•	•	•	•	•	•	8
	2		ġ	•	•	8		4	•	•	•	•		•		•	ŭ
	1	37	12		4	•					8						20
	0	148	48	34	20	8	•	8	8	8	•	2	•	•	4	•	34
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15+
l		L		<u>.</u>							• • • • •						
					'0'	St	imu	li	Rec	'd						>	>

Fig 6.23 Exp 17 : Totals for Two F9 M/c Memory Matrices

.

before.)

- 4 Those totals grouped in the upper left hand corner correspond to predominantly '1' stimuli (at least more '1's than '0's seen in training) and thus imply consistent training to generate '1' outputs. A similar situation applies for '0' stimuli in the lower right hand corner.
- 5 The upper right region represents cells that have seen considerable amounts of both '0' and '1' stimuli. This corresponds to inconsistent training.

Behaviour during Training

A set of stylized tables of this type as they would be expected to develop during training is given in Fig 6.24.

Decisions in Testing

Such a table can be used to experiment with different decision boundaries in the testing phase. Examples of possible decision boundaries and their implications are given in Fig 6.25. This gives insight into how a LPP machine may be much more finely 'tuned' in testing to take maximum advantage of a non-ideal training set presented to it.

Numerical Analysis

The totals in the rows and columns in these tables may themselves be totalised, yet in one very important sense this loses the very information we have been at pains to gather : the correlation between different '0' and '1' stimuli for the same feature. A more profitable analysis involves the totalling of the entries in the tables along the diagonals. There are two sets of diagonals and they both



Fig 6.24 F9 M/c Development During Training



Fig 6.25 F9 M/c : Testing Decision Boundaries

generate useful data as indicated in Fig 6.26. An illustration is also shown of the expected development of these tables during training.

This data has been generated and plotted in Fig 6.27, from the data in the tables of Fig 6.23. These give a numerical feel for the two most important considerations here when implementing a LPP machine :

- 1 the extent to which the available training is consistent and unlikely to confuse the machine,
- 2 the minimum size of machine needed to resolve easily between the three peaks of insufficient, accurate and inconsistent training.

The first consideration above would draw information from the second and fourth graphs in Fig 6.27 (ie. 'b' and 'd'), the diagonal totals taken along a NW to SE direction. This shows the three peaks of insufficient, consistent and inconsistent training which could be broadly separated by the suggested boundaries shown dotted on the graphs.

The first training set (used to generate the Fig 6.27b graph) can be seen to contain small, but readily identifiable peaks of inconsistent points, which as such can be guarded against with the F9 machine. Similarly, there is a clear 'ground' between the peaks of insufficient and consistent training in both graphs 'b' and 'd'; where a decision boundary can be confidently drawn.

The second consideration above uses the graphs 'a' and 'c' to measure how the available machine resolution compares with the training data, and to draw the ultimate decision boundaries to be used in testing. These translate to



Fig 6.26 F9 M/c : Implications of Diagonals' Totals



diagonal boundaries on the tables in Fig 6.23, in the manner shown in Fig 6.25. In the case of graph 'a', the machine is obviously capable of easily resolving the peaks of '1', 'untrained or inconsistent' and '0' stimuli. It even appears to be too powerful, having wasted a large number of levels that are not necessary.

However, in the case of graph 'c', the peaks are not so readily separable, and while reasonable boundaries can be drawn, these show a possible need for a machine with more potential levels in each cell (or alternatively more training.)

Summary

It can be seen from the above experiments that several quantitive measures have been developed :

- 1 The suitability of the resolution of a machine for differentiating between the peaks of consistent, inconsistent and insufficient training,
- 2 The quality of the training itself in the two aspects : - sufficiency
 - consistency
- 3 The quantity of the training with regards to the possibility of excessive training in two aspects :
 - excessive, but good training (the machine is over powerful, and can easily resolve the training algorithm accurately),
 - excessive, but poor training (confusing the machine, which is incapable of resolving the algorithm).

It is believed that such techniques as those developed here give considerable insight into the potential power of LPP machines.

6.5 A Summary of the Experimental Work

This chapter, in conjunction with Chapters 3 and 5, completes the documentation of the experimental work performed on the various LPP machines. The problems of performing such experimental work can be summarized in three major considerations :

- 1 The basic machine has an unlimited number of variations possible in terms of its internal structure, operation and size,
- 2 The range of tasks the machine can perform is potentially large, and also covers many different types of operation,
- 3 The results cannot be easily quantified for interpretive purposes. This is because the inputs and outputs (as in all digital picture processing) are in the form of spatial arrays of pixels, which do not lend themselves readily to assessment by rigorous means.

The first of these two points when combined together give a multitude of combinations to be explored - each new combination requiring evaluation by a method that is frustrated by the third point above. However, in spite of these difficulties, experiments can be performed that do lead to conclusive results, and predictions from
extrapolations have been fulfilled. This has confirmed the validity of the predominantly pragmatic analysis used throughout these experiments.

The Experiments 1 to 17

(Note that Experiments 1 to 12 were all devoted to parallel testing.)

The initial proving run of <u>Experiment 1</u> showed that the concept of a trainable picture processing system was possible, and that it could work satisfactorily after training by examples alone.

The immediate realisation that the performance was greatly dependent on the training received led to <u>Experiment 2</u>, where the quantity of training was altered, and the effect on the results noted.

The initial internal state of the machine also had a considerable effect on the final results, as shown in Experiment 3.

A variation in the memory matrix cell structure and operation (the 'heart' of the machine) was attempted in Experiment 4.

Experiment 5 showed how the operation also depends on other internal parameters, such as thresholds for comparison; and also illustrated grey-scale processing.

The range of tasks was extended to illustrate the breadth and generality of picture processing applications that could be attempted with these machines in Experiment 6.

A new system for processing the memory matrix cell contents was adopted in <u>Experiment 7</u> that appeared to be near optimal in terms of memory space requirements, processing time and computational effort for this particular machine.

Rotation and reflection of the input window in training were introduced in Experiment 8 as a further enhancement to extract more information from the training set.

The effect of the window scan direction and the particular task attempted - where relevant - was illustrated in Experiment 9.

Experiment 10 used a smaller (5-bit) window as a method of introducing the technique of examining the memory matrix directly. This was used as an aid to interpretation of the machine's behaviour thereafter.

Once a more rigorous method of evaluating the training quality became available, <u>Experiment 11</u> investigated the correspondence between the training set size, performance and the 'figures of merit' derived from this technique.

The use of 'down-loaded' memory matrices as a means of inserting the required algorithms into the machine was attempted in Experiment 12. However, this did not constitute any form of machine self-training or learning.

Experiment 13 was the first to involve sequential testing. In this sub-divided experiment, the training was specially created to be nearer 'optimal', in that it contained examples of a great number of features processed, and thus defined the required task closely. This experiment also made detailed comparisons of the different modes of operation available : viz. parallel and sequential processing, and the case of feedback.

A different type of memory matrix addressing format was used in Experiment 14, which was computationally more costly, but more efficient in memory requirements.

Tasks that do not involve shape analysis were attempted in Experiment 15. These indicated the small window size used becoming restrictive, and that further work would benefit from a greater finesse in digitisation.

Experiments 16 and 17 concentrated on the behaviour of the LPP machine when 'asked to do the impossible'. The machine could detect and measure inconsistent training, and these experiments quantified this effect and its implications.

Experiment and Format Lists

This set of Experiments 1 to 17 is summarized in a list in Fig 6.28, which may be useful in following the development of the practical work contained herein. There is also a list of the major variations in the LPP machine formats that have been used (F1 to F9) in Fig 6.29.

This concludes the practical experimental work.

Preliminary Experiments

Exp.No.	Section			
1	3.4	Proving Run (Initial experiment)		
2	3.5	Training Set Size (1 and 8 pairs)		
3	3.6	Initialisation ('0' or '1' in M.M)		
4	3.8	Two and Many Valued M.M Cells (One threshold)		
5	3.9	Variable O/P Threshold and Grey Level Outputs		
Main Set	of Experim	ents		
6	5.2	A Range of Separate Picture Processing Tasks (Clean, Invert, Thin, Thicken)		
7	5.3	Tri-state/Bi-state M.M Cells		
8	5.5	Augmenting Training by Window Symmetry Operations		
9	5.6	The Effect of Scan Direction on an Anisotropic Picture Processing Task (with and without r+r)		
10	5.7	5-bit Window and the Direct Examination of the Memory Matrix (5-bit/9-bit)		
11	5.9	The Variation of TP with Training Set Size		
12	5.10	Down-Loaded Memory Matrix ('Edge')		
Exps. mainly on Training Methods				
13	6.1	Training by specially prepared Examples (Parallel/Sequential Processing with Feedback)		
14	6.2	Variations in the Addressing Function (k,t,P0)		
15	6.3	Locating and Tracking of Objects		
16	6.4	LPP Machine 'Neurosis'		

17 6.4 Measuring of Training Quality

Fig 6.28 The Experiments 1 to 17

•

Format No.	Description	Experiments
F 1	16 ² , 9-bit Window, Bi-state M.M, Set or Clear	1,2,3,4
F2	16 ² , 9-bit Window, Multi-levelled M.M, Increment or Decrement	4,5
F3	32 ² , 9-bit Window, Bi-state M.M	6,7
F4	32 ² , 9-bit Window, Tri-state M.M, No (r+r)	7,8,9,10
F5	32 ² , 9-bit Window, Tri-state M.M, With (r+r)	8,9,11,12, 13,15
F6	32 ² , 5-bit Window, Tri-state M.M, No (r+r)	10
F7	32 ² , 9-bit Window, Bi-state M.M, (k,t,P0) Addressing Function	14
F8	32 ² , 9-bit Window, 4-state M.M, 0,?,N,1 to show Inconsistent Training	16
F9	32 ² , 9-bit Window, 2x16 state counters in each M.M cell, to show Training Consistency in Detail	17

Fig 6.29 The LPP Machine Formats F1 to F9

CHAPTER 7

THE SIMULATION OF LEARNING PICTURE PROCESSORS

ON A MICROCOMPUTER

7.1 The Need for Software Simulation of the LPP Machine

It is clear from the experiments described in the preceding chapters that it has proved possible to construct successfully working LPP machines. There are several alternative methods by which such working machines could have been created. These fall broadly into two categories :

- 1 the actual construction of the hardware, as specified in the layout and operation definitions of the machine,
- 2 the simulation of these machines on a general purpose emulator, such that it performs as the equivalent hardware.

In research work at this early stage of a complex system's life, it is generally accepted that the latter alternative offers more benefits as will be briefly discussed below.

The Advantages of Simulation

The predominant factor in judging the cost of the software or hardware approaches to generating a complex machine lies in the flexibility of either system. Where modifications are to be made to the basic machine, and where in addition the number of such modifications will be large, the solution that facilitates these changes will be preferred. The software simulation approach provides this facility and also enables the 'virtual machine' (the machine being simulated) to be placed at the centre of an existing computing system, with the resultant access to facilities already available. There are several examples of this type of facility :

- 1 the means to feed picture information into the virtual machine,
- 2 the storage capability : it will be of great use to be able to store picture (and other) bulk data permanently,
- 3 the display of visual data in a recognisable form before, during and after the processor has acted upon it.

The speed with which an initial design and subsequent modifications can be made is another factor. The software approach allows generality with only reprogramming. The only apparent disadvantage in simulation at this early stage is the processing speed of the resultant machine. A simulated machine necessarily runs significantly slower than a purpose built hardware device. However, there is usually the opportunity for estimating relatively accurately the speed of an equivalent hardware device, once the simulation is running. Consequently, this need not be a problem in the research laboratory which is not running in a 'real time' environment.

It should be mentioned that a compromise between hardware and software is possible in simulation, and is often an optimal solution. That is, within a framework of a simulated machine, some sub-sections can be composed of hardware that is interconnected to the simulating computer. An example in this case would be the use of a shift register type processor (61) for the extraction of windows of pixels at high speed. This could be built to the specification of the machine being simulated, and accessed by the rest of the simulating program. This approach is often superior to either a totally hardware or software based machine in terms of overall efficiency.

However, this early work on the LPP machine uses the predominantly software based approach to simulation as described below. The underlying hardware equivalents are only referenced for the purpose of performance anaylsis or for suggesting new versions of LPP machines.

7.2 The Specification of a Suitable Simulator

The Simulation System is organised as one main section and a number of auxiliary sections to facilitate operations. The main section includes the means for setting up, training and testing of a virtual LPP machine, such that it behaves as an actual machine. The auxiliary sections permit the handling of picture data on the various devices available, examination of the internal state of the machine, and the cascading and feedback of pictures around such machines. These sections are expanded upon below.

7.2.1. Train/Test Section

This constitutes the main core of the simulator, and enables the operator to define and exercise a LPP machine in either of its two basic modes of operation : training or testing.

In the case of training, the operator supplies the simulator with the relevant information regarding the source devices for the input and example pictures and the number of such pairs. In testing, the source of the test input pictures and the destination of the resultant output is required.

The exact format of the LPP machine depends predominantly on the version of the simulator currently in operation and, to a lesser extent, on some operator selectable options specified in response to prompts from the simulator. (It will be appreciated that many versions of the simulator were created, as a result of many LPP machine variants being created for experiment. These vary in details of operation, yet the major principles remain the same.)

7.2.2. Data Handler Section

This section handles picture data, to facilitate the setting up and movement of picture files to be used by the above Train/Test section. There are several requirements . within this section, namely to move, edit, display or print pictures under operator control.

The movement of pictures occurs from a source device (video camera, disk storage, paper tape reader) to a destination device (disk or paper tape) and is usually used to create or modify files or sequences of pictures in the required place and device. The operator can specify the source, destination, number and other picture parameters before the transfer occurs.

The editing facility allows pictures to be moved in a manner similar to the above, but pauses with each picture displayed on a VDU for editing by the operator under cursor control. The cursor can be moved over any pixels, which can be altered as desired, the new picture then continuing on to its destination.

The display of pictures involves the movement of pictures from a source to a VDU for visual inspection by the operator. This would generally be the inspection of a picture file before or after processing by the LPP machine. A number of pictures can be displayed simultaneously, dependent on the picture size used.

The printing of hard copy versions of these low resolution $(16^2, 32^2)$ pictures can be effected by moving pictures from a source device to a print buffer, and then to a character printer to form a permanent record.

7.2.3. Memory Matrix Handler

This section allows the operator to examine, change, load, store or print the simulated contents of the memory matrix of the virtual LPP machine. This facilitates interpretation of the machine's operation, by examination of the resultant memory matrices after training, and to make selective changes to it to see how this affects performance.

Complete memory matrices can be generated by the operator and tested, hence by-passing the normal 'train-then-test' cycle. This can be a valuable aid to understanding the machine's characteristics.

These memory matrices can be stored on disk and subsequently re-loaded, to enable re-runs of tests without repeating the same training phase on each occasion. Training can also be halted at stages throughout the training period, and the memory matrix at each stage stored, to investigate how the information in the memory matrix develops.

7.2.4. Cascading and Feedback of Data

The use of picture storage media as an intermediate store allows the cascading of several (possibly different) LPP machines, and allows the use of feedback. This may be effected by one of two methods. Each pass through each machine stage may be treated as a separate test run, by temporarily storing the intermediate results, and then running the next LPP stages on this data. Alternatively, the later versions of the simulator have the facility for feedback within the internal working store of the simulator, thus avoiding the use of intermediate storage and the corresonding processing time penalty. In either case the result is the same and illustrates the operation of these multiple pass LPP machines.

This concludes a description of the facilities included in the simulator. The heirarchical structure of these sections and the functions of the sub-sections is shown in Fig 7.1. The exact construction of such a software tool depends on the hardware available, as much of the processing is related to hardware generated (visual) data. Consequently, there now follows a description of the hardware upon which this simulator will run.



Fig 7.1 Sections of the Computer LPP Simulator

7.3 The Hardware Available for Picture Processing

In order to implement a simulator as described above, there is an obvious need for a suitable hardware environment. The choice of computers was restricted to one of two general categories :

1 large, remote mainframes, accessed via modem links,

2 small local machines, accessed by any local devices.

The former have the advantages of great processing speed and power, the availability of large quantities of backup storage and high system integrity and reliability. While these features are all highly desirable, they are offset by the single major disadvantage of such systems the speed and methods available for transmitting large quantities of data to and from the system. In the field of visual picture processing, it will be appreciated that vast quantities of data are processed, necessitating high speed data transfer if experiments are to be performed in a realistic time.

Consequently, the availability of high speed video input and output devices connected to a small local machine resulted in the choice of such a machine for these experiments. These high speed devices were of the form of special purpose interfaces to digitize pictures from a conventional video camera, and to display digitized pictures. Similar systems have been described already in the literature (14).

The computer system used was a conventionally structured machine, organised around a single Motorola M6800 microprocessor (52), incorporated into a MSI-6800 micro-

computer (49,48). The main elements of the relevant hardware are described below :

- 1 CPU with 1 MHz clock
- 2 48K bytes RAM, 1K byte ROM
- 3 2K memory mapped RAM, displayed as 64x32 video alphanumeric characters
- 4 Video input interface from camera
- 5 Floppy disk storage system
- 6 Paper tape punch
- 7 Paper tape reader
- 8 Control terminal
- 9 Printer

These devices are interconnected in a conventional bus structure as shown in Fig 7.2. This hardware forms the system on which the simulator described is implemented.

7.4 The Structure and Operation of the Simulator

with A simulator the properties described in Section 7.2 was set up to run on the hardware described in Section 7.3. In addition to these facilities, the additional software tool required was a self-assembler package. This takes the form of a program, resident in the computer which enables the creation of an assembly code file (the source listing of the simulator) and the conversion of this file to a machine code file executable by the computer. The use of assembly code (and hence machine code) as opposed to a high level language interpreter or compiler on this machine was to maximize the available size, power and speed of



Fig 7.2 Hardware Used for Picture Processing

processing. Using this assembler, the source code for the LPP simulator was created, debugged, modified and tested.

General Simulator Layout

The simulator is divided into three main parts, predominantly to facilitate the handling of a large program such as this, which comprises some 2000 lines of assembly code. These parts may be defined in terms of the modules in Fig 7.1 :

<u>Part 1</u> <u>'LPPF5'*</u> Control Section Train/Test Run Section Data Handler

(* That is, this version simulates the F5 LPP m/c)

- Part 2 'LPPMM1' Memory Matrix Handler
- Part 3 'LPPSR21' A set of Sub-routines for : I/O Routines Calculations Display Routines Internal LPP Functions

A complete annotated assembly listing of these three parts of the simulator appears in <u>Appendices 1a-c</u>. Assembled code from each part is loaded into the machine at run time and these divisions become transparent. The remaining structure that is visible from the operator's viewpoint is decribed below. (In what follows, the labelling of each module follows the mnemonic name given in the listing in Appendix 1. These names are usually self explanatory.)

Operation

The program takes the form of an interrogating interpreter. Once entered, actions are carried out in accordance with the operator's responses to the simulator's queries. The sequence of events that causes the simulator to enter the various modules generally takes the following form :

- 1 The simulator announces the module in which it is currently waiting (the 'current' module)
- 2 The simulator provides a list of the modules that can be entered from the current module and requests that a choice is made ('menu-driven')
- 3 the operator responds with a valid reply, defining which new module is to be entered. (Invalid responses are ignored and control returns to '1' above.)
- 4 The desired module is entered
- 5 Dependent on the module, the simulator requests all the relevant parameters for the operation to proceed

(For example, if in the Data Mover Section which transfers pictures between storage devices, the simulator would request the source and number of pictures to be moved and their destination)

6 Once all the relevant parameters have been satisfactorily supplied, the simulator executes the

function, and returns to the control level '1' above.

The actual modules, their functions and options available are listed below. This should be studied in conjunction with Fig 7.1 above.

•

.

Control and Three Main Modules

- N.B. 1. The names used for these Sections in the listings in Appendix 1 are shown thus : 'NAME',
 - 2. 'Data' below refers to Picture Data, unless 'Cell Data' is specified, referring to Memory Matrix Cell contents.

<u>LOOP</u> can enter : (Control Section)	Train/Test Run Module Data Handler Module Memory Matrix Handler Module
<u>'TTRUN'</u> can enter :	Train Section Test Section Control Section
<u>'DHAND'</u> can enter :	Move Data Section Display Data Section Edit Data Section Print Data Section Control Section
<u>'MMHAND'</u> can enter :	Print Addresses Section Print Cell Data Section Keyin Cell Data Section Totalize Cell Data Section Control Section

•

'TRAIN'	Source and number of IPP Training Patterns
requests :	Source of EXP Training Patterns
	Value of Picture Field Edge Point to use
	Preset Value of M.M (if applicable)
then :	Trains Virtual Machine with Data as Specified
	Requests if and where resultant M.M is to be stored on disk
	Returns to 'TTRUN' Module

'TEST'	Source and Number of IPP Test Patterns
requests :	Destination of OPP Patterns
	Serial or Parallel Operation
	Pause or not after each Test Pattern (for visual Inspection)
	Value of Picture Field Edge Point to use
	If and from where M.M on disk is to be loaded into Virtual machine
	Number of Feedback passes to be made for each pattern
then :	Tests Virtual Machine with Data as specified
	Returns to 'TTRUN' Module

.

.

<u>'MOVED'</u> requests :	Source and number of patterns to be moved
	Destination of Patterns
then :	Moves Data as specified
	Returns to 'DHAND' Module
<u>'DISP'</u> requests :	Source and number of Patterns to be Displayed on L.H. Side of VDU Source of Patterns to be Displayed on R.H. Side of VDU
then :	Displays Data as Specified Pausing between each Pair Returns to 'DHAND' Module
<u>'EDIT'</u> requests : then :	Source and Number of Patterns to be Edited Destination of Resultant Patterns Edits Patterns singly on VDU and Moves Results to Specified Destination Returns to 'DHAND' Module
'PRINTD' requests :	Source and Number of Patterns to be Printed on L.H. Side of Paper Source of Patterns to be Printed on R.H. Side of Paper
then :	Prints Patterns as specified Returns to 'DHAND' Module

7.5 The Introduction of LPP Machine Variants into the Basic Simulator

The simulator described above has been structured as a set of nested subroutines, called as required. A specific, fixed set of subroutines constitutes a particular LPP simulator. In changing the LPP machine being simulated, the change necessary in the simulator is facilitated by this nested structure. An example of this is described below, although it will be appreciated that many more versions of the simulator were created than are fully documented here.

At the lowest level of subroutine calls, the functions used in the Train and Test Sections follow the internal functions described in general terms in Section 4.2. For example, the subroutine labelled 'CADDR' (line 5000 in the listing of 'LPPF5' in Appendix 1a) is exactly equivalent to the function ' f_2 ' in Section 4.2, where the window contents (the variables 'PO' to 'P8' in 'LPPSR21' lines 3050 to 3130) are re-arranged to form the memory matrix address ('ADDR' in 'LPPSR21' line 3180). Generally, each of these functions that describes the internal working of a particular variant of the LPP machine constitutes a single subroutine.

Consequently, it only requires a change in a particular well-defined subroutine (or sometimes a new subroutine to completely replace the old one) to effect a change in the LPP machine specification. In the example above, a change is made to the routine 'CADDR', which is then called as and when required in the train and test cycles of the simulator. Assuming it still takes the correct input variables (PO-P8) and produces the output variable (ADDR) in the correct format and position, no further changes need be made to the remainder of the simulator to emulate the new machine. An example of such a change by the insertion of a new subroutine was described in Section 6.2 Experiment 14, where the LPP machine format was changed from F5 to F7 by this method.

(The generation of a wide variety of machines becomes simple using this method, and further confirms the greater efficiency of simulation as a solution to this problem.)

7.6 An Example of the Simulator in Operation

To facilitate an understanding of how the simulator works in practice, an annotated example of the interactive exchange that occurs between the simulator and the operator is presented. An actual experiment from this thesis will be performed : Experiment 11 (Part 2) - the training with four pairs of patterns and subsequent testing with one pattern (see Section 5.9). An examination of the resultant memory matrix is then made, using the 'Totalize' facility. (This counts the number of cells set to each of the three - in this case - possible values.)

The printout below takes the following form :

- 1 the outputs generated by the simulator are in upper case letters, not underlined,
- 2 the operator's responses and commands are in upper case letters, and underlined,
- 3 the annotations explaining the actions are in lower case letters in parentheses and indented,

4 the current memory mapped display (showing the patterns being processed) is shown where relevant to the current operation. The pattern format used here is 32², two such patterns can be displayed simultaneously on the VDU.

Sample Printout - Experiment 11 (Part 2)

(All numbers are in hexadecimal)
*
*G 0100
LPP SYSTEM 10 - MEMORY MATRIX FORMAT F5
 (system entered, version of simulator
 and format announced)
VDU TO BE CLEARED ("Y" OR "N") ? Y
 (request to clear memory mapped VDU

(request to clear memory mapped VDU, response : Y(es), hence appears as -)



CONTROL LOOP - DATA HANDLER , T/T RUN , M.M. HANDLER ? T

(control loop prompt, command to enter _______.

T/T RUN SECTION -TRAIN OR TEST RUN ("N" OR "T") ? N

(comand to enter train section)

INPUT PATTERN (IPP) - SOURCE OF DATA -TAPE, DISK, CAMERA, X(DUMMY)? <u>D</u> STARTING TRACK AND SECTOR (TTOS)? <u>0000</u> NO. OF SOURCE CHARACTERS (HH)? <u>04</u> INCREMENTAL STEP IN SOURCE FILE (HH)? 01

> (relevant parameters requested for ipp source file : response is that characters will come from disk, track/sector address 0000, four patterns separated by a step of '1' i.e consecutively placed on disk)

EXAMPLE PATTERN (EXP) - SOURCE OF DATA -TAPE , DISK , CAMERA , X(DUMMY) ? <u>D</u> STARTING TRACK AND SECTOR (TTOS) ? <u>0604</u>

INCREMENTAL STEP IN SOURCE FILE (HH) ? 01

(as above for exp source file : however it is assumed that there is the same number of patterns as ipp as they come in pairs)

EDGE POINTS ("1" OR "0") ? 0

(request for picture field edge point value) PRESET MEMORY MATRIX ("Y" OR "N") ? Y

(preset m.m cells to 'bit x' value)

READY (X) ? Y

(pause prompt, to ensure all relevant devices have been correctly initialised eg. disks inserted. It is here, now all the relevant information has been supplied, that the actual training of the virtual machine occurs. VDU displays ipp+exp pairs as they are processed -)



EXPs

STORE MEMORY MATRIX ("Y" OR "N") ? Y STARTING TRACK AND SECTOR (TTOS) ? 4000 READY (X) ? Y

(after training, option is given to store m.m contents on disk for later examination or reloading. This is done at t/s 4000 - a scratch area on the disk)

CONTROL LOOP - DATA HANDLER , T/T RUN , M.M. HANDLER ? T

(return to control loop - re-enter t/trun section)

T/T RUN SECTION -TRAIN OR TEST RUN ("N" OR "T") ? T

(enter test section)

INPUT PATTERN (IPP) - SOURCE OF DATA -TAPE, DISK, CAMERA, X(DUMMY)? <u>D</u> STARTING TRACK AND SECTOR (TTOS)? 0703 NO. OF SOURCE CHARACTERS (HH)? 01

(ipp source file details - one pattern from disk
 at t/s 0703)

OUTPUT PATTERN (OPP) - DESTINATION OF DATA -DISK , X(DUMMY) ? <u>D</u> STARTING TRACK AND SECTOR (TTOS) ? 4100

> (opp destination details - results will be placed on disk at t/s 4100 - scratch area - for later examination, comparison, printing or use as input to further machines)

SERIAL OR PARALLEL ("S" OR "P") ? P

(testing mode option)

PAUSE AFTER EACH PATTERN ("Y" OR "N") ? N

(facility to pause if desired between test patterns to facilitate visual inspection while a test set runs through machine)

EDGE POINTS ("1" OR "0") ? O

LOAD MEMORY MATRIX ("Y" OR "N") ? N

(facility to load m.m from disk, used if machine had not just been trained above)

NO. OF PASSES (HH) ? 01

(number of feedback passes to be made by each test pattern)

READY (X) ? Y

(here, the virtual machine is tested now all the required information has been gathered. The VDU displays the test patterns (ipp+opp together) as the machine proceeds through the test set, originally shown in Fig 5.28)



CONTROL LOOP - DATA HANDLER , T/T RUN , M.M. HANDLER ? M

(return to control loop, and enter m.m handler section)

MEMORY MATRIX HANDLER -PRINT ADDRESSES , DATA SETS , KEYIN M.M. , TOTALIZE OR CONTROL ? T

(function required ? - 'totalize')

LOAD MEMORY MATRIX ("Y" OR "N") ? N

(option to load m.m from disk, but is still in core due to above training, hence no need to re-load)

NO. OF M.M. LOCS SET TO BIT 0 - 09A NO. OF M.M. LOCS SET TO BIT X - 14A NO. OF M.M. LOCS SET TO BIT 1 - 01C

(simulator examines m.m in core, counts number of cells set to 0, X and 1, and ouputs results on terminal in hexadecimal)

MEMORY MATRIX HANDLER -PRINT ADDRESSES , DATA SETS , KEYIN M.M. , TOTALIZE OR CONTROL ? C

(return to control loop)
CONTROL LOOP - DATA HANDLER , T/T RUN , M.M. HANDLER ? _
(simulator awaiting further commands)

This concludes this example of the simulator listed in Appendix 1 in operation. As stated above, many versions of the simulator were created to simulate the many different versions of the LPP machine used. However, all of these simulators operated in a manner similar to that shown above.

CHAPTER 8

CONCLUSION

8.1 Introduction

This chapter is divided into several parts. The first will detail further experiments that would have been attempted immediately following the experiments already contained herein. A broader range of experiments and variations will also be suggested, if these investigations were to be developed to any greater extent.

The work contained in this thesis and the results which spring from it are then summarised. The implications of these results are considered in relation to the future of trainable systems in this and other applications in particular and artificial intelligence in general.

8.2 Detailed Further Work

Throughout these experiments, there have been references to LPP machine developments that might be usefully investigated. Chapter 4 represents an attempt at formalizing a range of possible alternatives regarding the detailed structure and operation of these machines. There. the suggestion was made for cascaded machines, possibly with feedback around multiple stages - the 'compound' machine (Section 4.6). This promises to exhibit interesting behaviour, even if extremely complex to interpret. However, this would form a valuable attempt at synthesizing a

learning machine composed of so many layers that its behaviour could not be easily deduced before it operated. Such a machine represents a 'deep' machine, with many learning layers between input and output, as opposed to 'broad' machines (with fewer layers, yet wide data paths between inputs and outputs) which have been shown to exhibit coherent 'intelligent' behaviour. These successes may lend inspiration to attempt these deep, compound LPP machines.

Other alternatives that would have been attempted involve the use of different (predominantly larger) window sizes, following from the fact that the final experiments illustrated the small window size to be a limitation. Variations in the pixel tessellation (eg. a hexagonal lattice) could also have been attempted, yet no immediate benefit or loss was envisaged from this alternative.

Changes in the experimentation were suggested by the arrival of a new video interface, unfortunately too late for inclusion in this experimental work. This is a new system for digitizing video signals to a higher resolution of 128² 8-bit pixels. These 8-bit pixels are displayable as one of 256 grey levels, and an example of an image produced on this system is used in the frontispiece of this thesis. Grey scale processing should be possible with the LPP system. This assumes that the address generated from the window of grey scale pixels is kept to a manageable size, to avoid the need for an enormous (and thus untrainable) memory matrix. Careful choice of the size of window, number of grey levels and the transformation from window to address, should enable

a practical trainable grey-scale picture processor. (The new system also has pseudo-colour outputs, which could be usefully employed in displaying processing by examples.)

The tasks that could be attempted include grey scale stretching, colour falsification or modification. These would be trivially simple to implement as a window of one pixel could be used - generating a memory matrix address directly from each pixel. More complex processing, taking a window of multi-valued pixels could implement correspondingly more complex tasks. Any task that has a local spatial dependence could be processed by such a window oriented machine. Examples of this in fields other than audio frequency spectrograms picture processing are (possibly of speech) which are essentially two dimensional images, and consequently potential sources of suitable data. The problem here may be the provision of suitable examples of processed speech.

This may now be stated as a sufficient condition for such machines : if any well-defined task of this type (albeit by an unknown method) is capable of being illustrated by examples, then this task may be implemented using these trainable systems.

An alternative development for further work is the construction of working hardware, rather than a simulation. The realisation of near instantaneous processing speeds (for small pictures), pipelined (cascaded) processors and possibly larger frame storage are exciting possibilities here.

8.3 Broader Experimental Work

In Chapter 4 it was stated that modifications to the 'General LPP Machine' could be envisaged that were beyond the realms of the 'generalized' description given therein. The example was given of a window which scanned in a non-orderly fashion, but rather followed some feature of the picture content. This example is worthy of investigation, as it represents a potentially very powerful processing system which concentrates its action in specific local areas. It is often the case in picture processing, that if a local function is to be executed, local examination of the picture is not only necessary but more efficient. However, this will reduce the machine's generality, and so this cost must be examined closely.

It must be remembered that radical changes in the machine, whilst improving the performance in a particular application, may make it 'specialized'. The attraction of the general LPP machine as described in Chapter 4 lies in its task independence, by virtue of its internal arrangement. Consequently, many of the behavioural results gained by experimentation on a particular task are truly general, and thus applicable to the machine when acting on any task.

Many new techniques of image description by machine are emerging, often to increase efficiency in data storage. An example of this is the 'quadtree' or 'pyramidal' representation (76) where the resolution of samples is variable over the image, dependent on the image content. This method of data reduction could possibly serve as an alternative to the use of a scanning window in the

overriding requirement of such systems : the need to greatly reduce the quantity of data coming in. However, a careful choice of organisaion of the data rearrangement must be made to ensure that the resultant machine remains :

- trainable by example,
- able to generalize, and
- capable of actually producing coherent outputs.

In fact, these requirements which have so far been applied to a spatial window could be extended to a system acting on data extracted from a temporal window. This may have possible applications in stochastic systems, or communications, where a stream of data in time is to be processed. Again, the problem will lie in providing suitable examples to train the machine.

8.4 A Summary of the Experimental Work

The first chapter introduced computers applied to various tasks requiring intelligence. An example of this is the field of picture processing, where much research work has already been done in the last twenty-five years. The many alternative approaches and methods were discussed, two of which are synthesized here into a new type of machine - the trainable picture processor. These techniques are :

1 picture processing by look-up tables

2 RAMs used as learning machines

The second chapter suggested the layouts needed to implement LPP (Learning Picture Processor) machines as a practical reality. Some initial experimental investigations showed this to be a practicable method of using such machines. Variations in the internal and external conditions of operation resulted in different performances being observed and discussed.

A general system for developing and specifying a broad range of variations on this theme was proposed. This system was then used to attempt more ambitious investigations in the fifth and sixth chapters. These gave insight into the more subtle behavioural aspects of the machine. Techniques were also developed (other than merely 'observing output') to investigate the internal states and resultant behaviour of these machines. Some general conclusions and results were drawn from this investigation, summarized separately in the section below.

A description was given of the hardware and software system used to simulate the LPP machines throughout these experiments. The advantages and reasons for simulation were also discussed, and an example of the operation of this simulator was given.

Finally, this chapter suggests further work that might be attempted on these systems. Some of the wider applications are mentioned, in which such learning processors could also be applied.

The main results gathered from these investigations are summarized below :

- 1 It is feasible to create a learning machine that will process pictures, having been trained only by experience,
- 2 The process performed will reflect the process illustrated by the examples provided,
- 3 A single machine can perform a range of tasks by re-training for each task alone,
- 4 Different complexities of machines can be envisaged. To a certain extent, the more sophisticated the machine the better the test performance, although diminishing returns may eventually become evident,
- 5 Such machines are capable of generalisation the ability to process previously unseen pictures,
- 6 The internal size of a sequentially scanning machine is independent of the picture size processed, but the processing time is dependent on this size,
- 7 The performance depends to some extent on the internal arrangements and operation of the machine,
- 8 The perfomance depends to a much larger extent on the quality and quantity of examples presented to the machine in representing the desired process,

- 9 Several measurements can be taken from a given training set : quantity, consistency, etc.,
- 10 Symmetry operations can considerably increase the effective information extracted from the training set,
- 11 Sequential scanning of inputs will bias the algorithm generation towards the end of the scan period,
- 12 Much useful information can be gained from direct observation of the machine's memory matrix after training: both with regard to the particular training set and the machine's reaction to it,
- 13 If severe, but justifiable restrictions are placed on the processing possible, it is feasible to attempt a subset of all possible algorithms by their automatic generation,
- 14 Special training can be created artificially that is near optimal in expressing a required algorithm,
- 15 These machines exhibit the usual traits in the sequential as opposed to parallel mode of testing,
- 16 Feedback can be of great use in certain applications eg. thinning to a unit width skeleton,
- 17 Totally different types of internal transforms can give comparable test results, yet possibly with improved storage efficiency,
- 18 The machine can detect size comparable with the window size used,

- 19 The machine can determine the resolution needed to extract most of the information available in a given training set,
- 20 A workable machine capable of performing useful picture processing could be ultimately very small and thus cheap,
- 21 Such a machine, if purpose-built in hardware, has a potentially high processing rate, in both training and testing.

8.6 Implications of These Results

It is possible to forecast some implications from the above results. As the need grows for machine generated pictures in a larger range of applications, there will be an equivalent need for machines to process these images. The possiblity of small, cheap, fast processors of the type described here must surely be one candidate to help fill this need. Allied to the fact that these machines are adaptable and furthermore re-trainable without reprogramming, this makes them a flexible, as well as cost-effective alternative.

By judicious choice of the internal size and organisation, a particular performance capability can also be specified, in a compromise between price and performance. Thus machines can be envisaged that have sufficient powers to execute their task without being over expensive. This must represent an ideal potential solution.
However, the problems of training such machines must not be underestimated. Since the performance of the machine depends largely on this, careful consideration must be given here. For example, can the machine be trained 'locally', and thus re-trained on site? Could 'factory-training' be used, with the corresponding economy yet loss of flexibility? Can training examples be provided in sufficient numbers and quality by an external means? These are the questions that must be answered before the use of such trainable machines in practical picture processing applications becomes effective.

8.7 Wider Applications of Trainable Systems

It has been shown how the Learning Picture Processing system is in principle capable of tackling any task. It is proposed to leave the realm of the experimental work done here, and suggest that any signal processing - whatever the media, or whatever the signal represents - can be implemented on such a machine.

Any signals transducible to an electrical media - and thus able to be processed by an electronic device - should also be candidates for such intelligent processing. Sonar, microwave, radio, infra-red and X-rays are all examples of media capable of carrying such signals with high complexity and redundancy, which are already regarded as 'imaging' processes - usually representing two or three dimensional spatial images. Sound, temperature, pressure and other 'non-imaging' signals should also be capable of enhancement by this method. Consideration of these alternative media for processing by trainable systems highlights the basic minimum requirements for such a machine. These are necessary environmental conditions for the subsequent development of the internal operations to make such a machine a practical reality.

These conditions have been stated before, and are summarized here :

- 1 A system exists where an orderly transformation in some signal is required,
- 2 External to the machine, there exists the facility for providing 'examples' of the transformation that is to occur (possibly by provision of 'before and after' examples of signals that have been processed),
- 3 A training period is allowed prior to processing, wherein the machine is given access to these examples.

(In addition, these signals must all be in a form that can be presented to and produced by the machine.)

If all these conditions are met, then a machine should be able to 'learn by example' to process correctly. It will thereafter be limited by internal consideration, such as memory size, processing power available (and hence throughput) and the ability to react to the training correctly.

It is interesting to note that not only do these conditions apply to human learning, but also to 'unintelligent' learning. The robot paint sprayer, for example, which has its hand guided by a trained operator is acting under the above conditions. However, it cannot 'generalize' - deal with later inputs substantially different from those used in training. The above conditions are necessary, but not sufficient for a learning machine. The intelligent machine must derive from its training some higher concept of what is required of it; to enable it to handle gross deviations in testing. The ability to generalize is a well known requirement of intelligent systems.

The experimental work has examined such learning machines in a very limited range of applications. However, it has shed some light on how such a class of machines may be constructed so as to act in an environment defined by the conditions above.

The internal actions that are necessary may be summarized in general terms as :

- 1 The machine must extract from its training stimuli a representation of what is required of it ('learn'),
- 2 This must be stored internally in such a manner as to be retrievable in a coherent form for later use ('remember'),
- 3 The description stored earlier of this operation must be capable of transforming later stimuli in a manner similar to that originally presented to the machine ('perform').

The limitations on the machine in isolation are readily predictable, often dependent on the internal arrangements used. The limitations on the performance of the entire system (ie. the machine and its environment supplying the signals and examples) depends closely on this ability to provide suitable and accurate examples.

This thesis does not suggest where or how these examples can be produced in general. This is ultimately where the problem in developing this kind of system will lie. The band of applications where such examples can be provided is possibly narrower than might be hoped. However, it is a result of this thesis that if examples can be provided, by whatever means, learning machines can be built to respond coherently and take correct advantage of these stimuli.

8.8 Future Trends in Artificial Intelligence

The machines described herein illustrate some of the possible trends developing in electronic data processing. That is, large numbers of small machines are being used, rather than the reverse. The low cost, great numbers and wide availability of such machines is bound to lead to a situation where cheap, local processing prevails.

The problem will lie not in the hardware, but in the software effort required to drive it all. This is where the techniques of artificial intelligence may be able to help. Much of the burden can be lifted from software engineering if adaptive software and systems can be produced that can 'program themselves'.

This is the goal, not only at the grand levels of artificial intelligence, but also at the lower, yet equally important and useful level of data processing of the type

described here. In fact, it is suspected that there will be many more applications using these small, relatively simple systems with adaptive processing capabilities, than the large all-powerful intelligent machine.

It is also likely that such machines may become ever more divorced from classical 'Von Neumann' computer achitectures. The processors described here, for example, whilst using conventional sub-systems as components (RAMs, registers, gates, etc.) are not organised in the conventional 'stored program' manner. This has already been discussed in the literature (3) as a trend developing in existing learning machines. Undoubtedly, this will develop to a stage where radically different architectures of data processing devices will co-exist, as more knowledge is gained regarding intelligent processes.

The ultimate processor at present - the human brain still represents this challenge. It is organised totally unlike conventional computers of today, which is a portent of their ultimate and inevitable obsolescence. The present results from scratching the surface at the workings of intelligent machines are however encouraging. Totally different types of computer are on the way. This provides inspiration in the path forward for such work in the future.

ACKOWLEDEGEMENTS

I would like to express my gratitude to my supervisor Dr. E. Roy Davies for his inspiration and guidance which has made this work possible. I would also like to thank the other staff of the Physics Department, Royal Holloway College for their support and provision of facilities for this project, in particular Mr. Brian Tait for his photography.

Finally, I am also indebted to the Science and Engineering Research Council for the provision of a Research Studentship Award to fund this work.

REFERENCES

Adams J. and Wallis R. 1 New concepts in display technology. Computer August 1977 pp 61-69 2 Aleksander I. Design of universal logic circuits. Electronics Letters Vol 2 No 8 pp 319-321 Aleksander I. 3 Digital processing for future industrial automation. Digital Systems for Industrial Automation Vol 1 No 1 Summer 1980 4 Aleksander I. 'Microcircuit Learning Computers' Pub: Mills and Boon Ltd. London 1971 Aoki M. 5 Rectangular region coding for image data compression. Pattern Recognition Vol 11 No 5/6 1979 pp 297-312 Arcelli C., Cordella L. and Levialdi S. 6 Parallel thinning of binary pictures. Electronics Letters Vol 11 No 7 April 1975 pp 148-149 Batchelor B.G. 7 'Pattern recognition - ideas in practice.' Pub: Plenum Press New York USA 1978 8 Batchelor B.G. Laboratory seeds are sown in industry. Laboratory Equipment Digest Jan 1980 p 71 9 Batchelor B.G., Brumfitt P.J. and Smith B.D.V. Command language for interactive image analysis. Proc.IEE Vol 127 Part E No 5 Sept 1980 pp 203-218 10 Beun M. A flexible method for automatic reading of handwritten numerals - Parts I and II. Philips Technical Review Vol 33 1975 Part I - No 4 pp 89-101 Part II - No 5 pp 130-137 11 Bledsoe W.W. Further results on the n-tuple pattern recognition method. IRE Trans. Elec. Computers EC-10 Mar 1961 p 96 12 Bledsoe W.W. and Bisson C.L. Improved memory matrices for the n-tuple pattern recognition method. IRE Trans. Elec. Computers EC-11 Jun 1962 pp 414-415 13 Bledsoe W.W. and Browning I. Pattern recognition and reading by machine. Proc. EJCC 1959 pp 225-232

- 14 Cady F.M. and Hodgson R.M. Microprocessor based interactive image-processing system. Proc.IEE Vol 127 Part E No 5 Sept 1980 pp 197-202
- 15 Castleman K.R. 'Digital Image Processing' Pub: Prentice-Hall Inc. New Jersey 1979
- 16 Chalmers J. and Stein A. Iterative array for the reprocessing of hand-printed characters. Electronics Letters Vol 5 No 18 Sept 1969 pp 431-433
- 17 Chang T.L. Texture analysis of digitized fingerprints for singularity detection. Proc. 5th Int. Conf. on Pattern Recognition Dec 1980 Florida USA pp 478-480
- 18 Chen C.J. and Shi Q.Y. Shape features for cancer cell recognition. Proc. 5th Int. Conf. on Pattern Recognition Dec 1980 Florida USA pp 579-581
- 19 Cover T.M. and Hart P.E. Nearest neighbour pattern classification. IEEE Trans. Information Theory IT-13 1967 pp 21-27
- 20 Cordella L., Duff M.J.B. and Levialdi S. Comparing sequential and parallel processing of pictures. Proc. 3rd Int. Joint Conf. on Pattern Recognition Nov 1976 California pp 703-707
- 21 Davies E.R. Some basic experiments with multi-layer RAM nets. Technical Report No PRG/D/41 Oct 1978 Dept. of Physics Royal Holloway College London
- 22 Davies E.R. and Plummer A.P.N. Thinning algorithms: a critique and a new methodology. Pattern Recognition Vol 14 Nos 1-6 (Sp.Iss: 1980 Conf. on Pattern Recognition) 1981 pp 53-63
- 23 Deutsch E.S. Thinning algorithms on rectangular, hexagonal and triangular arrays. Comms. ACM Vol 15 No 9 1972 pp 827-837
- 24 Dixon R.N. and Taylor C.J. Automated asbestos fibre counting. Proc. IoP Conf. on Machine-aided Image Analysis Institute of Physics Bristol and London pp 178-185 1979
- 25 Duda R.O. and Hart P.E. 'Pattern classification and scene analysis' Pub: Wiley USA 1973

- 26 Duff M.J.B. Clip 4: a large scale integrated circuit array parallel processor. Proc. 3rd Int. Joint Conf. on Pattern Recognition Nov 1976 California pp 728-733
- 27 Dyer C.R., Rosenfeld A. and Samet H. Region representation: boundary codes from quadtrees. Comms. ACM Vol 23 No 3 Mar 1980 pp 171-179
- 28 Fountain T.J. and Goetcherian V. Clip 4 parallel processing system. Proc. IEE Vol 127 Part E No 5 Sept 1980 pp 219-224
- 29 Garvey T.D. and Fischler M.A. The integration of multi-sensor data for threat assessment. Proc. 5th Int. Conf. on Pattern Recognition Dec 1980 Florida USA pp 343-347
- 30 Goetcherian V. From binary to grey tone image processing using fuzzy logic concepts. Pattern Recognition Vol 12 No 1 1980 pp 7-15
- 31 Granovskaya R.M. and Bereznaya I.J. Experiments on human pattern recognition: a hierarchical sign-system approach. Pattern Recognition Vol 12 No 1 1980 pp 17-26
- 32 Groh G. The challenge of picture processing. Philips Technical Review Vol 38 No 11/12 1978/9 pp 291-297
- 33 Guentri D. and Norton-Wayne L. Automatic guidance of vehicle using visual data Proc. 5th Int. Conf on Pattern Recognition Dec 1980 Florida USA pp 146-149
- 34 Haig D.C, Kulick J.H, Challis T.W. and Haig C.M. Automated screening of chest X-rays: image segmentation and cardiac silhouette analysis. Proc. 4th Int. Joint Conf. on Pattern Recognition Nov 1978 Kyoto Japan pp 902-906
- 35 Hale J.A.G. and Saraga P. Digital image processing. Chapter 7 in: Batchelor B.G. (ed) 'Pattern Recognition - Ideas in Practice' Pub: Plenum Press New York 1978
- 36 Heeschen R, Joseph R, DiBianca F. and Cohen G. Image processing in computer radiography. IEEE Conf. on Pattern Recognition and Image Processing Aug 1979 Chicago USA pp 356-362

- 37 Highleyman W.H. An analog method for character recognition. IRE Trans. on Elec. Computers EC-10 Sept 1961 pp 502-512
- 38 Hilditch C.J. Linear skeletons from square cupboards. in 'Machine Intelligence IV' eds:Meltzer B, Michie D. Pub: Edinburgh Univ. Press Edinburgh 1969 pp 403-420
- 39 Hirzinger G, Landzettel K. and Snyder W. Automated TV tracking of moving objects: the DFVLRtracker and related approaches. Proc. 5th Int. Conf. on Pattern Recognition Dec 1980 Florida USA pp 1255-1261
- 40 Hoyer A. and Schlindwein M. Digital image enhancement. Philips Technical Review Vol 38 No 11/12 1978/9 pp 298-309
- 41 Hunt D.J. A feature extraction method for the recognition of handprinted characters. in: 'Machine Perception of Patterns and Pictures' Proc. of Conf. by IoP, NPL, IEE held at
 - NPL Teddington Apr 1972 Pub: Institute of Physics London 1972
- 42 Ito C. Figure pre-processing device. US Patent 4 115 760 Sept 1978
- 43 Jones R.N. and Fairhurst M.C. Skeletonisation of binary patterns: a heuristic approach. Electronics Letters Vol 14 No 9 1978 pp 265-266
- 44 Kusaka T, Haba Y, Kawata Y, Terashita Y, and Ueno S. Removal of the atmospheric blurring from remotely sensed earth imagery. Proc. 4th Int. Joint Conf. of Pattern Recognition Nov 1978 Kyoto Japan pp 931-935
- 45 LeMay C.A.G. Automatic standardization of size, position and other variables for pattern recognition. in: 'Machine Perception of Patterns and Pictures' (See ref no.41 above)
- 46 McVey E.S. and VanTol F. An experimental PCB drilling system automated by PR. Pattern Recognition Vol 11 No 4 1979 pp 271-276
- 47 Marko H, Platzer H. and Stroke G.W. Optical processing. Proc. 4th Int. Joint Conf. on Pattern Recognition Nov 1978 Kyoto Japan pp 155-180

- 48 Midwest Scientific Instruments FD-8 Floppy disk drive system manual. Olathe Kansas 1977 49 Midwest Scientific Instruments MSI-6800 Computer system Manual. Olathe Kansas 1977 50 Minsky M. and Papert S. 'Perceptrons - An Introduction to Computational Geometry' Pub: MIT Press Massachusetts 1969 51 Montanari U. Continuous skeletons from digitized images. Journal of the ACM Vol 16 No 4 Oct 1969 pp 534-549 52 Motorola Semiconductor Products Inc. M6800 Microcomputer system design data. Phoenix Arizona 53 Munson J.H. Experiments in the recognition of hand-printed text: Part I - Character recognition. Proc. FJCC Dec 1968 pp 1125-1138 54 Nappey J.A. Aspects of n-tuple character recognition for a blind reading aid. PhD Thesis Brunel University Sept 1977 (Post Office characters referred to kindly made available by Prof. I.Aleksander Brunel University) 55 Nappey J.A. Jansys: a suite of programs for pattern recognition. Internal Report AC/R/050 1977 Dept of Elec. Engng. and Electronics Brunel University Uxbridge Middlesex 56 Nedjl I.F, Gose E.E. and Kaplan E. Computer aided diagnosis from lung ventilation and perfusion scintigrams. Proc. 4th Int. Joint Conf. on Pattern Recognition Nov 1978 Kyoto Japan pp 914-918 Niemann H. 57 Classification of characters by man and machine. Pattern Recognition Vol 9 No 4 1977 pp 173-179 58 Plummer A.P.N. 'Structural Analysis and Classification of Patterns' Ph.D Thesis Royal Holloway College London University April 1980 59 Pullen A.P. Automatic visual inspection of complex industrial
 - Automatic visual inspection of complex industrial components. Paper read at BPRA meeting at UCL London 22 Feb 1977

- 60 Rao C.V.K, Prasada B. and Sarma K.R. An automatic fingerprint classification system. Proc. 2nd Int. Joint Conf. on Pattern Recognition August 1974 pp 180-184
- 61 Riganati J.P. and Vitols V.A. Binary image minutiae detector. US Patent 4 083 035 Apr 1978
- 62 Riganati J.P. and Vitols V.A. Two-dimensional binary data enhancement system. US Patent 4 003 024 Jan 1977
- 63 Rosenfeld A. Connectivity in digital pictures. Journ. ACM Vol 17 No 1 Jan 1970 pp 146-160
- 64 Rosenfeld A. Recent developments in image and scene analysis. Inst. Phys. Conf. Ser. No 44 Chapter 1 1979 pp 42-49
- 65 Rosenfeld A. and Johnston E. Angle detection on digital curves. IEEE Trans. Computers C-22 1973 pp 875-878
- 66 Rosenfeld A. and Kak A.C. 'Digital Picture Processing' Pub: Academic Press New York 1976
- 67 Royston R.J. Applications in nuclear physics. In 'Machine Perception of Patterns and Pictures' Pub: IoP and NPL London April 1972
- 68 Saedtler E. Automation of reactor monitoring systems by means of pattern recognition techniques. Proc. 5th Int. Conf. on Pattern Recognition Dec 1980 Florida USA pp 116-120
- 69 Saraga P., Weaver J.A. and Woollons D.J. Optical character recognition. Philips Technical Review Vol 28 No 5/6/7 1967 pp 197-203
- 70 Sherman H. A quasi-topological method for the recognition of line patterns. Information Processing - the Proceedings of a UNESCO Conference in Paris 1959. Butterworths London 1960
- 71 Singer J.R. Electronic analog of the human recognition system. Journ. of the Optical Soc. of America Vol 51 No 1 1961 pp 61-69

- 72 Steck G.P. Stochastic model for the Browning-Bledsoe pattern recognition scheme. IRE Trans. on Electronic Computers EC-11 Apr 1962 pp 274-282
- 73 Stefanelli R. and Rosenfeld A. Some parallel thinning algorithms for digital pictures. Journal of the ACM Vol 18 No 2 Apr 1971 pp 255-264
- 74 Su C. Pre-processing and feature extraction system for character recognition. US Patent 4 162 482 July 1979
- 75 Takagi M. Biomedical image processing and pattern recognition. Proc. 4th Int. Conf. on Pattern Recognition Nov 1978 Kyoto Japan pp 146-149
- 76 Tanimoto S. and Pavlidis T. A hierachical data structure for picture processing. Computer Graphics and Image Processing Vol 4 1975 pp 104-119
- 77 Ullman J.R. Experiments with the n-tuple method of pattern recognition. IEEE Trans. on Computers C-18 Dec 1969 pp 1135-1137
- 78 Ullman J.R. Video-rate digital image analysis equipment. Pattern Recognition Vol 14 Nos 1-6 (Sp.Iss: 1980 Conf. on Pattern Recognition) 1981 pp 305-318
- 79 Unger S.H. A computer oriented toward spatial problems. Proc. IRE Vol 46 No 10 Oct 1958 pp 1744-1750
- 80 Unger S.H. Pattern detection and recognition. Proc. IRE Vol 47 No 10 Oct 1959 pp 1737-1752
- 81 Verhagen C.J.D.M., Duin R.P.W., Groen F.C.A., Joosten J.C. and Verbeek P.W. Progress report on pattern recognition. Reports on Progress in Physics Vol 43 1980 pp 785-831
- 82 Wilson M.J.D. Sequential cellular automata. Technical Memo. No N/R/003 Oct 1975 Dept of Elec. Engng. and Electronics Brunel University Uxbridge Middlesex
- 83 Wilson M.J.D. and Aleksander I. Pattern-recognition properties of RAM/ROM arrays. Electronics Letters Vol 13 No 9 Apr 1977 pp 253-254

APPENDICES

Appendix 1		Assembly	Lis	sting of LPP	Software Simulator
App.	1a	Part	1	'LPPF5'	(8 sheets)
App.	1b	Part 2	2	'LPPMM1'	(5 sheets)
App.	1c	Part 3	3	'LPPSR21'	(7 sheets)

Appendix 2 Memory Matrix Listings

- App. 2a M.M Cell Addresses and Features for F5 Machine (4 sheets)
- App. 2b M.M Cell Contents Trained to 'THIN' in Experiment 8 (2 sheets)
- App. 2c M.M Cell Contents Trained to 'CLEAN UP' in Experiment 11 (2 sheets)
- App. 2d M.M Cell Contents Trained to 'EDGE FIND' in Experiment 12 (2 sheets)

	Part	1	-	C	on	tr	°0	l,		Τr	a	i	n/	ΥT	es	st	,	D	a	ta	ł	ła	nc	11	er	г	S€	ec	t	ic	on	S			
											6	. 0	m		0												- START OF CONTROL	- 1005	"LPP System"		"Control ?"		Is it D ?		-
\$1350 \$1352 \$1353	\$2439 \$2758 \$000A \$1354 \$1355	\$1356 \$1358	\$1350	0084\$	\$171C #1721	\$1772	\$177F	\$1/7/ \$132E	\$132F	\$135F	GIPPP+\$1	C1PPP+43(GIPPP+\$4	GIPPP+\$5(61PPP+#/	\$1713	\$1300	\$1301 \$4910	\$F502	\$112E	\$F055	1551\$	\$1338 \$7007	\$E1D1	\$3200	162E\$	£XHEAD	PDATA1	CLEAR		PREP	Е, D	*+7	LOOP1	
Egu Egu		EGU		EGU			a Egu	בפר	EGU				DD3				EGU	EGU		EGU	FOU	EGU	F EQU	E EQU	D EGU	EQU	XOJ	JSR	JSR		USR	CMP	BNE	A A C	:
STSE SRCNOE INCRE	READ WRITE EMEMH VDUNOC	DESTO	INCRI	INIT	STXUI	LINIS	LINIS	BITO	BIT1	BITX	CEXPP	COPPP	GIPPP	SEXPP	SUPPP	GETTS	עםרואס	BUFNO	TTYIN	XYLOC	TSMM	PRTON	PRTOF	OUTEE	NAHMM	RANDR	0 100P	1.1	1 . (1	L	
1350 1350 1352	2439 2758 1354	1356	1350	1/00 A800	1710	1772	177F	1797 132E	132F	135F	1819	1830	1843	1850	1875	E087 1713	1300	1301	F502	112E	4000	1337	1338	FIDI	3200	3291	100 CE 0380	103 BD E071	106 BD 0651	109 BU A800	LOC CE CON	112 C1 44	114 26 05	119 20 F1	12 12 011
00550 00560 00570	00580 00590 00600 00610	06:300	00650	00660	00680	00100	00710	00720	00740	00/20	00740	00780	06200	00800	00810	008:30	00840	00850	008/0	00880	00890	00410	00920	05400	00450	00660	00480 01	006600	01000 01	01010	01030 0:	01040 0	01050 0		> >0>1>
										1.* <u></u> -F																		- <u>.</u> .							
407	SES THE FOLLOWING		External Equates	variables,	int I PPGP01	(\$1000-1900)		LIB1 (\$A800-AA00)		LPPMM1 . (*3200-3400)		MSIBUG	(\$E000-E400)	System Monitor																					
LPPF5 0, NOG, N \$0100	AM REGUIA RECTLY -		\$E07E	\$132B	\$1318 \$1319	\$11A2	\$1190	#E1AC	#E0B1	\$1485 \$1215	1151#	\$1320	\$1321	\$1322 •••222	\$1324	\$1325	\$1326	\$133A \$133C	\$133E	3561 8	\$1342	\$E047	\$E067	\$1430	\$1332		44018	\$1345	\$1346	\$134A	\$134B	\$0000	1000 4	\$134D	1
RG T A	NOCK								_ , .		ר ו	-	-			כו	2	22	2	23	ב נ	⊇	> =		_ :			- -	-, -		_	-	> :	. <u>-</u> -	. '
z o o	* THIS PRU * TO RUN C * LEPSR21 * LIB1,	* 'LPPMM1'	PDATAL EGU			CETWIN EQU		INEEE EGU	WAIT2 EGU			P2 EQ	P3 EG	P4 P4		P7 E0	P.8 E.G	DEST EG	SRCNO EG	INCR EG	DTS EG	BADDR EG	OUTHL EQ	PPAT EQ	PITO EQ		VDUNOI EG	BUFNOI EG	SRCI EGU	SRCNDT FOI	INCRI EGL	TRACK EQ	NOSECT EQ	BUFNOE EQI	
z o o ,	* TH IS PRO * TO RUN C * LPFSR21 * LPFSR21	,TWWHAT, *	EO/E PDATAL EGU	1328 ADDR EQU	1318 XCO EQU 1319 VCO EQU	11A2 GETWIN EQU		EIAC INEEE EGU	EOB1 WAIT2 EGU	1483 DZBZV EU		1320 P2 EG	1321 P3 E0		1324 PA EQ	1325 P7 EG	1326 PB EG	133A SOURCE EG 133C DEST EG	133E SRCNO EG	133F INCR EG	1342 DTS EG	E047 BADDR EG	E067 OUTHL EG FOAR OUTHR FO	1430 PPAT EQ	1332 PITO E0	DIA TILY DODI	1344 VDUNOI EG	1345 BUFNOI EQ	1346 SRCI EGU	134A SRCNDT FOU	134B INCRI EGL	0000 TRACK EGI	000C NOSECT EQ	1340 BUFNOE EQ 1345 SRCF FOI	

Assembly Listing of LPP Software Simulator

'LPPF5'

Assembly Listing of LPP Software Simulator Part 1 - Control, Train/Test, Data Handler Sections

01100 011F BD 06AB JSR TTT 01110 0122 20 E8 BRA LDD 011120 0124 21 4D CMP B E1 01130 0124 26 05 BNE *1 01140 0128 26 05 BNE *1 01140 0128 20 DF BRA LDD 01160 012B 20 DF BRA LDD 01160 0122 20 DD * BRA LDD 01170 0125 CE 03F0 DHAND LDX EX 01180 0127 CE 03F0 DHAND LDX EX 01190 0125 CI 43 BRA LDC *1 01100 0125 CI 43 CMP B E1 01200 0135 CI 43 BNE #1	TTRUN LOOP1	V 1./1	1000 10 0110 01110	STA A		
01110 0122 20 E8 BRA LD 01120 0124 C1 4D CMP B £' 01120 0124 C1 4D CMP B £' 01130 0124 E1 3200 JSR MM 01140 012B 20 DF BRA LD 01160 012D 20 DD * BRA LD 01160 012D 20 DD * DAND LDX £X1 01180 0127 CE 03F0 DHAND LDX £X1 01190 0135 C1 43 CMP B £'(L00P1	I I I I I I I I I I I I I I I I I I I	DIGTO IN THIS DEGIN	: :;;		
01120 0124 CI 4D CMP B K' 01130 0124 26 05 BNE **. 01140 0128 20 DF BRA LUM 01160 0128 20 DF BRA LUM 01160 0128 20 DF BRA LUC 011/0 **********************************			01650 01A5 BD 1800	JSR	GIPPP	Get IPP Parameters
01140 0128 D 3200 USR #4. 01140 0128 D 3200 USR MM 01160 0128 20 DF BRA L00 01160 012D 20 DD BRA L00 011/0 **********************************	Σ,		01460 01A8 BD 0225	JSR	ITRAN	Do I/P transfer
01140 0128 20 DF 3200 DSK MM 01150 0128 20 DF BRA L00 011/0 0128 20 DF BRA L00 011/0 0120 20 DD * 01190 0127 CE 03F0 DHAND LDX &X1 01190 0135 C1 43 CMP B & (01200 0135 C1 43 CMP B & (*+7	Is it M?	01670 01AB BD 1819	JSR	GEXPP	Get EXP Parameters
01130 012B 20 UF BRA LU 011/0 012D 20 DU * BRA LU 011/0 012F CE 03F0 DHAND LDX &X1 01190 0135 D1 1700 DHAND LDX &X1 01200 0135 C1 43 CMP B £(1		Yes, Mahandler	01680 01AE BU 0225	JSR	ITRAN	Do I/P transfer
011/0 **********************************		 	01640 0181 FE 0301 1		IDFUNC	Get Function
011B0 012F CE 03F0 DHAND LDX &XI 01190 0132 BD 1700 JSR PRI 01200 0135 C1 43 CMP B &'(01210 0137 26 01 BNE *+	ILINN	1116981 - 1910re	01/00 0164 AD 00	222		Pertorm Function
01190 0132 BD 1700 JSR PR 01200 0135 C1 43 CMP B £'(01210 0137 26 01 BNE *+	EXDH1 -	DATA HANDLER LOOP	01720 0189 24 40	AND AND		Pacces finished 2
01200 0135 C1 43 CMP B £'(01210 0137 26 01 BNE *+	PREP	"Data Handler ?"	01730 01BB BD 1830	1SL	GOPPP	Get OPP Parameters
01210 0137 26 01 BNE #+	ر در ت		01740 01RE BD 022F	JSR	DTRAN	Do O/P transfer
	m+*	Is it C?	01750 01C1 BD 08BF	JSR	DPAUSE	Pause, if told to
01220 0139 39 RTS		Return to Control	01760 01C4 7A 134A	DEC	SRCNOI	End of Source
01230 013A C1 4D CMP B £'	£`M		01770 01C7 27 51	BEG	DUMMY	file ?
01240 013C 26 05 BNE *+	*+7	Is it M ?	01780 01C9 FE 1358	ГDХ	0150	
01250 013E BD 0160 JSR MD	MOVED	Yes, Move data	01790 01CC BD 171C	JSR	INXTS	Increment Disk T+S
01260 0141 20 EC BRA DH	DHAND		01800 01CF FF 1358	STX	DTSO	for OPP File by 1
012/0 0143 C1 44 CMP B £'	£, D		01810 01D2 B6 134B	LDA A	INCRI	Store IPP File
01280 0145 26 05 BNE #+;	*+7	IsitD?	01820 0105 B7 135C	STA A	INCRI	increment
01290 0147 BD 0600 JSR DI	DISPD	Yes, Displaydata	01830 01D8 FE 1348 1	XOJ EOI	ISTS	
01300 014A 20 E3 BRA DH	DHAND		01840 010B BD 171C	JSR	INXTS	Increment Disk T+S
01310 014C C1 45 CMP B £'	е, E		01850 01DE FF 1348	STX	STSI	for IPP File by
01320 014E 26 05 BNE #+	*+7	IsitE?	01860 01E1 7A 135C	DEC	INCRI	'INCRI'
01330 0150 BD 09B1 JSR ED	EDITO	Yes, Edit data	01870 01E4 27 10	BEQ	102	
01340 0153 20 EA BRA DH	DHAND		01380 01E6 FE 1346	ГDХ	SRCI	Is IPP Source a
01350 0155 C1 50 CMP B £'I	e, p		01890 01E9 BC 14B5	CPX	ED2B2V	disk file?
01360 0157 26 05 BNE *+	*+7	IsitP?	01900 01EC 27 EA	BEG	103	
01370 0159 BD 0960 JSR PR	PRINTD	Yes.Print data	01910 01EE BD 1800	JSR	dddI9.	No.so do an I/P
01380 015C 20 D1 BRA DH	DHAND		01920 01F1 BD 0225	JSR	ITRAN	transfer to skip
01390 015E 20 CF . BRA DH	DHAND	[llesal - isnore	01930 01F4 20 E2	BRA	103	unwanted Patterns
01400 *			01940 01F6 B6 1353 1	CO2 LDA A	INCRE	Store EXP File
01410 0160 CE 03E5 MOVED LDX 6X1	EXMD1 -	MOVE DATA BETWEEN	01950 01F9 B7 135C	STA A	INCRI	increment
01420 0163 BD 1731 JSR SI	- ITINIS	BULK STORAGE MEDIA	01760 01FC FE 1350	ГDХ	STSE	
01430 0166 BD 1772 JSR SI	SINIT2		01970 01FF BD 171C	JSR	INXTS	Increment Disk T+S
01440 0169 BD 177F JSR SI	ETINIE	Initialize Source	01780 0202 FF 1350	STX	STSE	for EXP File by
01450 016C 7F 1300 CLR VD	DNDDA	(as IPP)	01990 0205 7A 135C	DEC	INCR1	'INCRE'
01460 016F BD 1843 JSR SIF	SIPPP	SPecify L.H. VDU	02000 0208 27 95	BEG	10L00P+6	
014/0 0172 CE 021A LDX EDI	5DUMMY		02010 020A FE 134E	ГDХ	SRCE	Is EXP Source a
01480 0175 FF 134E STX SR(SRCE	Dummy Source of	02020 020D BC 14B5	CPX	£0282V	disk file ?
01490 0178 7F 1353 CLR IN	INCRE	far EXP	02030 0210 27 EA	BEQ	I02+6	
01500 017B 7C 1353 INC IN	INCRE		02040 0212 BD 1819	JSR	GEXPP	No, so do an I/P
01510 017E CE 03E5 LDX £X1	EXMD1		02050 0215 BD 0225	JSR	ITRAN	transfer to skip
01520 0181 BD 1797 JSR DI	TINIC	Initialize Desti-	02060 0218 20 E2	BRA	102+6	unwanted Patterns
01530 0184 BD 1875 JSR SOI	SOPPP	nation (as OPP)	02070 021A 39 I	DUMMY RTS		(Dummy Function)
01540 0187 CE 021A LDX 6DU	EDUMMY		02080 021B 7D 1354	105 TST	VDUNOO	If)1 Pass, COPY
01550 018A FF 0301 STX 101	IOFUNC	Dummy function	02090 021E 27 91	BEG	104	Fattern if in
01560 018D 7F 0300 CLR PA	PAUSE	SPECITY NO PAUSES	02100 0220 BD 09F6	JSR	COPYIO	'rarallel mode'
01570 0190 7F 030D CLR PA	PASSES		02110 0223 20 BC	BRA	401	from R>L.H. VDU
01580 0193 7C 030D INC PAS	PASSES	SPECITY ONE PASS	02120	*		
01590 0196 7E 0199 JMP 10	IOLOOP	Perform Transfer	02130 0225 FE 1340	TRAN LDX	STS	- DO I/P TRANSFER
01600 * 01110 0188 FT 0110 10100 100			02140 0228 DF 00	STX.	TRACK	- 'JSR SOURCE'
01620 0197 LE 04EU IULUUP LUA EAI 01620 019C BD 1700 JSR PRI	EXKEAUT	- TU PEKFUKM IP/UP - TRANSFERS AND	02160 022D 6E 00	C M D	SUURLE 0, X	

	As	se	mb	ly	Li	lst	ci.	ng	C	of	L	P I	P .	Sc	сf	tı	N a	ire	Э	Si	m	l	a	tc	r						
Part	1	-	Co	ntı	ro]	- ,	Т	ra	ir	י/נ	Τe	st	t,	I	Da	ta	a	Ha	an	dl	.eı	2	S	ec	ti	ĹС	ns	5			
"N")?` Х)?` PASSES (HH)?`	- DISPLAY - CHARACTERS	"Diselayer 1 ?" Initialize Source	Store Parameters		Initialize Source	Store Parameters	Dummy Destination	Put 'Ready ?'	Set a/c to Pause	between Patterns	Start displaying.		- DO A READY PAUSE "Ready ? "		- 'JSR XYFUNC' FOR	- EACH X ANU Y IN - RANGE \$00-\$1F	Do function	-	<pre>/ finished 2</pre>			X finished ?			- CLEAR VDU IF		Is it N ?	Is 1t Y ?	Litesai - Isnore Ciear VDU		
("Y" OR 4 'READY (4 'ND, OF 4 OF	EXDD1 SINIT1	SINIT2 SINIT3		£XDDZ SINIT1	SINIS	SEXPP	DESTO	EDREADY	PAUSE	PASSES	IOLOOP		£XREADY PREP			YEUNC	X 10	700	100	XYLOOP+6		£\$20	XYLOOP+3		6 XCLEAR		CLEAR1	£' Ч	CLEAK		
KREADY FCC XREADY FCC FCB XNPASS FCC FCB	DISPD LDX XGL DSR	JSR JSR	CLR	XOT	USR TNT		STX	LDX	CLR	CLR	JMP	*	DREADY LDX JMP	*	XYLOOP CLR	LDX	JSR JSR			BNB		CMP A	BNE	*	CLEAR LDX			CMP B	d WD	CLEAR1 RTS	*
34DF 04 34E0 52 34EC 04 34ED 4E 5502 04	000 CE 0441 0603 BD 1731	0606 BD 1772 0609 BD 177F	60C 7F 1300	0612 CE 042F	618 BD 177F	061E BD 185C	021 LE UZIA 0524 FF 1356	627 CE 0639	62D 7F 0300	630 7F 030D	636 7E 0199		637 CE 04E0		63F 7F 1318	642 /F 1319 645 FE 0303	648 AD 00	644 7C 1319	0410 B0 1317	652 26 F1	0504 /C 1318 0657 B6 1318	65A 81 20	065C 26 E4 045F 39		165F CE 047D	007 BU 1/00	0667 27 07	0669 C1 59	008 20 F2 066D 7E A910	62 0 39	•
02660 02660 02660 02660 02660 02660 022690 022690 0227000 022700 022700 022700 022700 022700 0200 022700 02000 0200 0200 0200 02000 02000 0200000 02000 02000 02000 02000000	02/30	02/50 02760 0	02770 0	02790	02810	0.2830	02850	02860 0	02880	02890	02710 0	02920	02940	0.2450	02960	02980 (02640	03000	0102020	OEOEO	03050	09050		04060	03100	03120	03130	03150	03150	03170	03180
- DO O/P TRANSFER - 'JSR DEST' Variable Table:	- f] aug	- temporary stores,	- Constants.				Text Strings:		** \$0¥	'STEM 10 - ' MATRIX FORMAT '		1, 404 1, 1,008 -	ANDLER , T/T RUN ,	ANDLER ? '	HOVER'		ANDLER - '	JL , MOVE , DISPLAY , PRINT DATA ? '		II DISPLAYER'	DISPLAYER'			II PRINTER'	01TOR') BE CLEARED		01NTS ("1" DR "0")?'		MEMURY MATKIX
DTS TRACK DEST 0, X \$0300	00	205 \$00	न न	न न	च न		I	0860\$	\$0D. \$0A	'LPP SY MEMORY	,Ε3,	AOS. GOS	DATA	Υ.Υ.Υ.	4 VDATA V	4	ATA P	CONTRO	4	'DATA 1 4	DATA I	4 / DATA 1	4	'DATA I	4 'DATA E	4	, VDU TC	7	'EDGE P	4	ידארטירו
* OTRAN LDX STX LDX LDX AMP AUSE RMB	I OF UNC RMB XYFUNC RMB	FFEED FCB	PERMO RMB PERM1 RMB	TEMPO RMB Tempi rmb	COUNT1 RMB COUNT2 RMB	PASSES RMB PASSNO RMB		* ORG	XHEAD FCB	FCC	FCC		-		XMD1 FCC	FCB	XDH1 FCC	FCC	FCB	XDDZ FCC	XDD1 FCC	YND1 ECC	ECE -	XDP2 FCC	XED1 FCC	FCB	XCLEAR FCC	EC E	XGEDGE FCC	FCB	XPRRI FLC
0 30 022F FE 1342 30 0232 DF 00 30 0234 FE 133C 10 0237 6E 00 20 30 0300 40 0300 0001	50 0301 0002 50 0303 0002	20 90E0 0E	90 0307 0001 30 0308 0001	10 0309 0001 20 030A 0001	30 0308 0001 40 030C 0001	50 030D 0001 50 030E 0001		70 30 0380	90 0380 0D	30 0383 4C	10 03A8 46	20 03AA 0D 30 03AN 43		40 03D5 4D	50 03E5 44 50 03E5 44	70 03EF 04	30 03F0 44	70 03FF 43	30 042E 04	10 042F 44 20 0440 04	30 0441 44	40 0451 04 50 0457 44	60 0460 04	/0 0461 44	80 0470 04 70 0471 44	00 047C 04	10 04/D 56	20 0495 04	30 049F 45	40 04BA 04	00 0488 00
00000000000000000000000000000000000000	0220	022	023	023 023	023 023	023		023	023	024	024	024		024	024 024	024	024	024	025	025	025	0 Z O	025	025	025	026	026	0.26	026	026	D C V C

Fass in each loop Enter loop - STORE M.M ON - DISK IF REQUIRED "Store ?" disk More Text Strings: PAUSE AFTER EACH PATTERN Illesal - isnore Specify L.H. VDU Store Parameters Get no. sectors needed on disk Get T+S from – TESTING RUN "IPP Source?" Initilaize IPP Store M.M.... Initialize DOS EXAMPLE PATTERN (EXP) Write M.M. to OUTPUT PATTERN (OPP)' 'STORE MEMORY MATRIX ("Y" UR "N") ? ' (INPUT PATTERN (IPP) 'LOAD MEMORY MATRIX ("Y" OR "N") ? ' 'SERIAL OR PARALLEL
("S" OR "P") ? ' Is it N? Is it Y? T/T RUN SECTION -TRAIN OR TEST RUN ("N" OR "T") ? ' OPERATOR Routines "Ready ? ("Y" OR "N") ? file 6'N SMM1 SMM1 SMM1 SMM1 SMM SMMS NODMMS CETTS TRACT REFTS FREADY PREP EMEMH EMEMH RTTE WAITE \$0D, \$0A PASSES IOLOOP SMM EXSMM1 PREP £XTTR3 SINIT1 SINIT2 SINIT2 VDUN0 SIPPP 4 œ α ∢ ∢ FCB FCB UN SUC FCB FC 8 XSETP1 (TTR3 XTTR5 TMMJX * XTTR1 XTTR4 IMMS XSORP SMM1 * TEST * SMM 1713 00 04E0 1700 1700 1700 4000 4000 2758 1700 45 11 59 59 0305 0005 030D 0199 0809 0799 0736 1731 1772 1772 1775 1300 1843 03730 06F7 7C 0 03740 06FA BD 0 03750 06FD 7E 0 0811 27 0813 C1 0813 C1 0815 25 0815 75 0816 87 0816 87 0821 CF 0822 B5 0823 B5 0823 CF 7Е 39 0 4 0 4 0 4 0 4 4 6 4 8 4 F 4 1 벙 8 32 504 60 \$ 0 8 0 4 0 4 0 ក្តខ្លួ 878 9 03800 0735 03810 0735 03810 0736 03820 0749 03820 0749 03840 0746 03860 0761 03860 0751 03860 0751 03860 0755 03900 07BC (03910 07BD ; 0700 0712 0714 07E5 07E6 03380 0798 03890 0799 03760 03780 03780 03780 02620 - GET EDGE POINT - VALUE "Edge ?" Is it 1 ? - PRESET MEMORY - MATRIX IF - REGUIRED - REGUIRED - Preset ? " Is it N / Y ? Is it N / Y ? Is it 0 ? Illegal - isnore for destination Set 'Learn' in loop IssitN? Illesal - isnore Store Parameters "EXP Source ? " Initilaize EXP Specify R.H. VDU Store Parameters Set 'Dummy' SPecify L.H. VDU NO Pauses... Get edwe value Preset M.M. Specify ONE Yes, Put 'BITX' in every M.M. - TRAINING RUN "IPP Source ? Initialize IPP Finished ? Do CRLF... location... or 'BIT1' into 'EDGE' Put 'BITO', : - T/T RUN "T/Trun ? Is it T ? file file £MMST+\$200 EXGEDGE PREP F.1 F.1 F.1 F.1 F.1 F.1 EDGE BIT1 EDGE & XPMM1 PREP A 'N PMM1 A 'Y PREMM BITX SMMST WAIT2 PAUSE GEDGE PREMM × 'o -9-* 0700 TTRUN 1700 JTEST TRAIN GEDGE PREMM PMM1 * * F2 03 0833 0736 1772 1772 1772 1772 1772 1772 1843 074A 049F 1700 048B 1700 31 09 52 132E 46 155 59 1357 1357 4200 F8 E081 03 132F 131D 1300 185C 021A 1356 1356 0301 0301 1731 177F 1780 030D 0691 о 4 б М 54 8 788775668868687888886678385 788877683288868788888888864 376055 3760 3760 39760 ដ 3625 3832 03700 06EE 03710 06F1 03720 06F4 03680 06E8 03690 06EB 036/0 06E5

Assembly Listing of LPP Software Simulator

Part 1 - Control, Train/Test, Data Handler Sections

APPENDIX 1a Sheet 5 of 8

270 'LPPF5'

		Ρa	ar	۲		1	-	•	С	01	ıt	r	0	1,	,	Τ	ra	ai	.n	/]	Γe	s	t	,]	Da	at	а	ł	Ha	In	d.	le	r		Se	ec	et	i	0	n	3			
"Ready ? " Accept any char.		- LEARN IN MM FS	- FROM IPP+EXP	Get window at x, y	from IPP	Laiculate nu addr.	Get EXP/PO at Y. V			Store in MM cell	Rot+Ref and store	in other MM cells		- WURK USING MM F5		from IPP -	Calculate MM addr.	Get MM data from	that cell	Put into DP/PO			- CALCULATE ADDR FOR	- MM F5 FROM WINDOW	Get PO	Mask to BitO	Get P1	Mask/shift to Bit1		Gat P7	Mask/shift to Bit2				Mack/shift to Bita					Get P4	Mask/shift to Bit4				
£XREADY PREP	ļ	VDUNOI	VDUNG	GETWIN	CADDR		GETPO	ADDR	Po	X O	RANDR					CADDR	ADDR	0'X	PO		PUTPO		LINNST	ADDR	Po	£1	P1	£1		C d	13			с 0	1.4	ļ				P4	ε1				
Υ ΔΗ Σ	RTS	VI LDA A	STA A	JSR	JSR			LDX	LDA A	STA A	JSR	RTS		STA A		JSR	ХOЛ	LDA A	STA A		d M D			STX	LDA A	A UNA	LDA B	AND B		LDA B	AND B	ASL B	ASL B		AND B	ASL B	ASL B	ASL B	ABA	LDA B	AND B	ASL B		ASL B	ABA
04/30 08C4 CE 04E0 04740 08C7 7E 1700	04/50 08CA 39	04/80 800B B6 1344 LEAR	04780 08CE B7 1300	04790 08D1 BD 11A2	04800 0814 BD 0909 04810 0817 B4 1245	04870 0818 B7 1300	04830 08DD BD 1190	04840 08E0 FE 132B	04850 08E3 B6 131E	04860 08E6 A7 00	04870 08E8 BD 3291	04880 08EB 39		044700 USEL BO 1344 WURK 04410 08FF R7 1300	04920 08F2 ED 11A7	04930 08F5 BD 0909	04940 08F8 FE 132B	04950 08FB A4 00	04940 08FD B7 131E 04870 0800 07 1354	04980 0903 B7 1300	04990 0906 7E 1199	• 05000	05010 0909 CE 4000 CADD	05020 090C FF 132B	05030 090F B6 131E	05040 0912 84 01	05050 0914 F6 131F	05060 0917 E4 01 05070 0919 59	050A0 0414 38	05090 0918 F6 1320	05100 091E C4 01	05110 0920 58	05120 0921 58 05130 0523 15	05140 0923 FA 1321	05150 0926 C4 01	05160 0928 58	051/0 0929 58	05180 092A 58	05190 092B 1B	05200 092C F6 1322	05210 092F C4 01	05220 0931 58	05240 0933 58	05250 0934 58	05260 0735 1B
Set 'Dummy' for EXP source		"OPP Destination?"	Init.OPP file	Serial or Parallel	UIDTE PATABETETE Patabet ?		Load M.M. ?	Set 'Work'	in loor	No. Passes ?	Enter loop		- SCAN PALIERN AND	- EACH POINT	1	- SCAN PATTERN AND	- 'JSR WORK1' AT	- EACH POINT	- LUAD M.M. FROM	- DISK) CORE	- IF REGUIRED	"Load M.M. ? "	Is it Y/N ?	Illegal - ignore	Get no. of sectors	needed on disk	Get T+S from	07612407 "Real < 7 "		Initilaize DOS	routines		Kead E.E. troe disk		- REQUEST 'PAUSE	- OR NOT ? '	"Pause between	Patterns ? "	Is it Y/N ?		Illesal - ignore			- DO A PAUSE IF	- PAUSE FLAG SET
& DUMMY SRCE	INCRE	EXTTRS	TINIC	SORP		GEDGE	E MM	EWORK	IOFUNC	NPASS	IOLOOP			XYLOOP		EWORK1	LEARN+3		6. X I. MM I	PREP	N,3	LMM1	۲,3	LMM	SEMEN	NOSECT	GETTS	TKACK Exreany	PREP	E\$FFFF	EMEMH	EMMST 1	KEAU		PAUSE	EXSETP1	PREP	£`N	0+*	ε' Υ	SETPS	RAUSE		PAUSE	8+ *
LDX STX	CLR	LDX LDX	JSR	JSR		19R	2 SP	LDX	STX	JSR	٩WD	20	01CX	ά. Δ.		LDX	BRA		1.0X	JSR	CMP B	BEQ	CMP B	BNE	A A	STA A	JSR	STX LDX	155	ГDХ	STX	X II	יר ה ה ה	2	CLR	רסא	JSR	CMP 8	BEG	CMPB	BNE			LE TST	BEG
4200 0845 CE 021A 4210 0848 FF 134E	14220 084B 7F 1353 4030 084F 7F 1353	4240 0851 CE 0741	4250 0854 BD 1797	4260 0857 BD 099C	4280 0850 BD 0844	4290 0840 BD 0691	4300 0863 BD 0880	4310 0866 CE 08/B	4320 0869 FF 0301	4330 086C BD 083D	4340 086F 7E 0199	4030 * * * * * * * * * * * * * * * * * *	4300 00/2 LE 00LB LEARN	4380 0878 7E 063F	* 0404	4400 0878 CE 08EC WORK	4410 08/E 20 F5	4420 *	4430 0880 CF 0774 LMM	4440 0883 BD 1700	4450 0886 C1 4E	4460 0888 27 1F	4470 088A C1 59	4480 088C 26 F2	4490 088E B6 0305	4500 0891 97 0C	4510 0693 BD 1713	4520 0896 UF 00 4530 0898 CE 04F0	4540 089B BD 1700	4550 089E CE FFFF	4560 08A1 DF 0A	45/0 08A3 CE 4000	4590 0840 /E 2437 4590 0849 39 IMMI	4600 (i t t t t t t t t t t t t t t t t t t	4610 08AA 7F 0300 SETPS	4620 08AD CE 07BD	4630 08B0 BD 1700	4640 08B3 C1 4E	4650 0885 27 07	14660 08B7 C1 59	146/0 0889 26 EF	4660 0866 /3 0300	4700 ***	4710 08BF 7D 0300 DPAUS	4720 08C2 27 06

Assembly Listing of LPP Software Simulator

APPENDIX 1a Sheet 6 of 8 'LPPF5'

		P	d		L		1	•	-				. L	1.	0	T	,	1		а _						с 	,	L	-		u				u .		_		0										
Parallel mode	- EDIT PICTURES		"Editor ? "	Initilaize source	as IPP on L.H.VDU	Store Parameters		Set 'dummy'	for EXP			Initialize	destination	Store Parameters	Set 'Edit'	in loor	NU Pauses	L	UNE PASS						- COPY PICTURE	3 - FROM VOUI) VOUO	(R.H.) L.H.)		- COPY PIXEL AT X,Y	- FROM VDUO > VDUI	Get Pixel addr.		Get Pixel addr.	on R.H.VDU and	store pixel			- COPY FIXEL AT X.Y	- FROM VDUI > VDUO	Let Pixel addr.					- FRIT PICTURES ON		Copy Pattern L>R	Set x, y = centre	
	£XED1	TLINIS	SINI 72	STINIS	DNDDA	SIPPP	5 DUMMY	SRCE	INCRE	INCRE	£XED1	DINIT	DNDDA	SOPPP	<i><u>EDFUNC</u></i>	IDFUNC	PAUSE				1014	V VELINIT			£C10	COPY01+3			ONDON	XYLOC	× •0		XVLOC		0, X			NDUND		X YLUC	X 10			**+*00	COPYO1	£\$10		YCO	DNDQN
05810 0780 39 SORPI RTS	05830 0981 CE 0471 EDITD LDX	05840 0984 BD 1731 USR	05850 0987 BD 1772 JSR	05860 09BA BD 177F JSR	058/0 09HD 7F 1300 CLR	05880 09C0 BD 1843 JSR	05890 09C3 CE 021A LDX	05900 09C6 FF 134E STX	05910 0909 7F 1353 CLR	02420 04CC 1C 1323 INC	05930 090F CE 0471 LDX	05940 09D2 BD 1797 JSR	05950 0905 7C 1300 INC	05960 09D8 BD 1875 JSR	05970 090B CE OAIF LDX	05980 09DE FF 0301 STX	05990 09E1 /F 0300 CLR	06000 09E4 /F 030U CLR		00020 07EM /E 0177 000	040000 TE ABER FORVAL INV	04040 0450 FF 0303 CU 14 FF	00000 010 11 0000 010 04040 0953 75 0435 JMP		06080 09F6 CE 0A0E CDPY10 LDX	06090 09F9 20 F5 BRA	06100 *	06110 *	06120 09FB 7F 1300 C01 CLR	06130 09FE BD 112E JSR	06140 0A01 A6 00 LUA A 04150 0403 34		061/0 0407 BD 112E JSK	06180 0A0A 32 PUL A	06190 040B A7 00 STA A	06200 040D 39 RTS	06210 *	06220 0A0E 7F 1300 C10 CLR	06230 0A11 7C 1300 INC	06240 UA14 BU 112E JBK	06230 0A1/ A6 00 LUA A	V6260 UA19 36 PSH A			OLADO OAIF RU OFFT FTFUNC JSR	06310 0A22 86 10 LDA A	06320 0A24 B7 1318 STA A	06330 0A27 B7 1319 STA A	06340 0A2A 7F 1300 EDF1 CLR
Get P5 Mark/abit. to Ditt						Get Pb	Mask/shift to Bit6					Get P7	MasK/shift to Bit7			Store as LS Digit	of MM address		MASK TO BITU-				- PRINT CHARACTERS		Initiaize source		SPecify L.H. VDU	Store Parameters	"Printer 2 ? "	Initialize source				for destination	Set 'Print'	in loop	No Pauses	"Ready ? "			Enter loop		- 361 VUUNU FRUM	PADALITIMON	"Gen Dan 2 "			Illesal - isnore	Set R.H. VDU if
83	Г'					P6	Е.1				I	P7	51				ADDR+1	P.8	51				1 dux 3	CINIT1	SINITZ	ELINIS	VDUNO	GIPPP	£XDP2	SINITL	ETINIS			DESTO	LPPAT	IOFUNC	PAUSE	DREADY	PASSES	PASSES	IOLOUP					2 2 2 2 1 2 1 2	1 L L L	SORP	DNDDN
LDA B		ROR B	ROR B	ROR B	ABA	LDA B	AND 8	ROR B	ROR B	ROR B	ABA	LDA B	AND B	ROR B	ROR B	ABA	STA A									JSR	CLR	JSR	LDX L	JSR	157			STX	LDX	STX	CLR	JSR	CLR		4WD	č	22.			a - C10 - C10		BNE	INC
0936 F6 1323	0737 C4 UI 0938 SA	0930 56	0930 56	093E 56	093F 1B	0940 F6 1324	0943 C4 01	0945 56	0946 56	0947 56	0948 1B	0949 F6 1325	094C C4 01	094E 56	094F 56	0950 1B	0951 B7 132C	0954 B6 1326	0957 84 0I	0000 00 1000	0734 B/ 134B	1010E	100 LE 0423 D01	0040 00 1101 LVI	0966 BD 1772	0969 BD 17/F	096C 7F 1300	096F BD 1843	0972 CE 0461	0975 BD 1731	0978 BD 177F	04/8 /C 1300	09/1 BU 1830	0984 FF 1356	0987 CE 1430	098A FF 0301	098D 7F 0300	0990 BD 0639	0693 7F 030D	0996 70 0300	0999 JE 0199	* * *	044C /F 1300 SUR	0775 LE 0158 0843 BN 1700	0445 51 53	00A7 07 07	0449 C1 50	09AB 26 EF	09AD 7C 1300

Assembly Listing of LPP Software Simulator

Part 1 - Control Train/Test Data Handler Sections

Sheet 7 of 8

'LPPF5'

- INC XCD WITHOUT - ALLOWING XCO > 1F

XCO £\$1F

				Pa	ar	۰t		1	-	-		C	51	nt	:r	ר יכ	1	,	U	T	ra	5 a:	ir	n/	/]]e	s	t	,	I	Da	at	a		H	ar	nc	11	e	r		Se	30	:t	i	0	n	s			
-			Is pital '0' ?		No, load 'O'in acc.		Yes, load'1'in acc.	Store acc. at x, y	(i.e invert Pixe))	Is it) 3 ?		No, increment x	Is it 1 ?		Yes, decrement y	Back to edit loop	Isit3?		Yes, increment y		Is it < 7?		No, decrement x	Is it 7?		Yes, decrement y		Is it 9?		Yes, increment y		Is it 4 ?		Yes, decrement y		NO, INCREMENT V	1 s		Yestrestart edit.		- DEC XCO WITHOUT	- ALLOWING XCO < 00				- DEC YCO WITHOUT	- ALLDWING YCD (00				- INC XCO WITHOUT - ALLOWING XCO > 1F
		0. 4	BITO		BITO	v)+*	BIT1	× •0	EDF7	E,3	EDF 8	INCXCO	ε,1	8+*	DECYCO	EDF1	£,3	EDF7	INCYCO	EDF7	£, 7	EDF9	DECXCO	£, 7	£++	DECYCO	EDF7	£,3	EDF7	INCYCO	EDF7	£'4	2+ *	DECYCO	EDF7			EDE7	EDFUNC		xco	ю++	xco			YCO	ı∩+*	YCO			XCU E\$1F
TND			CMP A	BEG	LDA A	BRA	LDA A	STA A	BRA	CMP A	BGT	JSR	CMP A	BNE	JSR	d MD	CMP A	BNE	JSR	BRA	CMP A	BLT	JSR	CMP A	BNE	JBR	BRA	CMP A	BNE	JSR	BRA	CMP A	BNE	JSR	BRA	¥500			JMP JMP		CO TST	BEG	DEC	RTS		CO TST	BEG	DEC	RTS		CU LUA & CMP B
- -) LL	1	ш		ш		٤.,			EDF6		~			ш	A EDF7			2		EDF8		\$			ш				N		EDF9		ш		N	Ene 1		L.	*	B DECX				*	PECY		•	,	*	
001		00	132	0.5	5 132	е 0 0	5 132	80	30 C	L 33	5 16	0.82	31	90 g	0 B1	E 0A2	E 33	<u>с</u> 1.0	0.083	5 F4	Г 37	0 15	081	1 37	9 OS	081	0 E4	1 39	ы Ш	DB3	80	46 47	80	0B11			36		OA11		1316	E 0	1316			1319	EO	1319	_	č	151
77 PS		SA AC	С Ш Ш	3F 2)	C1 B6	4 2	56 B6	5	38 20	00 81	CF 21	D1 BI	4 9	36 26	18 80	18	ЭЕ 81	5	53 BL	52	:7 81	5	B 81	EE 81	:0 26	72 BI	3	.7 8.1	56 26	B	ы Ш	00 81	50	4 : E :		5 2 2 2	л Ч Ч Ч Ч		2		5 70	8 27	A 7 A	0 39		Ц Ц Ц	1 27		66.92	ì	2 1 2 2 3
	No.	No o	OAE	OAI	OAC	0 AC	0 V O V	OAC 0AC	OAL	OAC	OAC	OAI	A O A C	No.	N	DAI	OAC	e o	OA.	e o	8 V V	e e	R O	0 O	B	e o	9A	e o	OAF	OAF	N	ĕ	ы Б	ĕ	H d			E BO	0B1		0B1	0 <u>B</u> 1	081	081		081	CHO CHO	082	082	i co	000
04A90	06400	06910	06920	06930	06940	06950	06960	06970	06980	06690	02000	01010	070:20	02030	01040	07050	07060	07070	02080	07040	001100	01110	07120	07130	07140	07150	07160	02120	07180	07190	07200	07210	07.220	07230	07240	04210	07770	07280	07290	005.20	07310	07320	07330	07:340	07350	07360	01370	07380	04510	07400	07420
t Pixel at x, y	ram LH VDU	ore in 'PERMO'		t Pixel at X'Y	rom RH VDU	ore in 'FERMI'		t 'space' in	TEMPO+1	itilaize	oftware counters		LH VDU \$0'	War 'TEMPO'	nd Pixel at x.y					WAP 'TEMP'.	nd Pixel at X/Y			t control	erminal flag	v Pressed ?	, increment	ount lotry again	crement count2,	st count2=\$40 ?			si Tiash Plxels		astone 'PERMO'		r T	RH VDU,	estore 'PEKM1'	ר איצ ר	t character		it E 7		s. End edit	11 (0 7		hisit)9?		11101	s, on RH VDU ;
ů Ů	£.	ő		ů	€. d	212	1	2	:		ທັ	ſ	5	ហ៍	rī,			,	5	ñ	ī		1	ů	-	ж Э	2 Z	ŭ	Ē	ě F	1	2 ;	υ. - μ		5			6	Ĺ	÷	ů				۲	5) 	;	g	ų N	Z	Υe
XYLOC	0, X	PERMO	DNUDA	XYLOC	× 10	PERMI	5\$20	TEMPO	TEMP1	COUNTI	COUNTZ		XYLUC	×	TEMPO	× •0	TEMPO		XYLUU	× •0	TEMPT	0' X	TEMPI	TTYIN		EDF4	COUNTI	EDF3	COUNT2	COUNT2					PERMO	X	VDUNO	XYLOC	PERM1	× '0	TTYIN+1	£\$7F	£, Е	m+*	•	£,0	EDF10	6,9 50510		8.9 FDFA	
JSR	LDA A	STA A	UNC	JSR	LDA A	STA A		STA A	STA A	CLR	CLR	CLR CLR	JSR	LDA A	LDA B	STA B	STA A		101			STA B	STA A	LDA A	A SR A	BCG BCG	U N	BNE	INC			BNE				STA A	UN C	JSR	LDA A	STA A	LDA A	A DNA	CMP A	BNE	RTS		BLT	CMP A	۲ مر م	150 1100	CLR

Assembly Listing of LPP Software Simulator

EDF2 EDF3 EDF4 30 65 61 61 15 1300

Assembly Listing of LPP Software Simulator Part 1 - Control, Train/Test, Data Handler Sections

	INC YCO WITHOUT ALLOWING YCO) IF	GET NO. DF PASSES FROM TERMINAL "No.Passes ? " Get 2 hex digits into 'PASSES' Do CRLF			·	
*+5 XCO	ΥCO 8\$1F 4+5 ΥCO	WAIT2 - &XNPAGS - PDATA1 BYTE PASSES WAIT2 WAIT2				
BEG INC RTS	CCMP B CCMP B BEG RTSC RTSC	JSR JSR JSR STA A MP A A A A A A A A A A A A A A A A A				
	INCYCD			2L, 2T		
03 1318	1319 1F 03 1319	E0B1 E07E E07E E07E 030D E0B1 E0B1	00000	P, 2 P ,		
27 7C 39	39 39 39 39	80 80 80 87 75	ទ័	*		
082C 082C 0831	0832 0835 0837 0837 0837 0837	0830 0840 084 3 084 4 084 4 084 4 084 7	ERROF	PASS		
07430 07440 07450	07470 07480 07480 07490 07500	07530 07530 07550 07550 07570 07570 07570 07570	TOTAL	ENTER		

Assembly Listing of LPP Software Simulator

Part 2 - Memory Matrix Handler Section

ROTATE AND REFLECT
WINDOW AND STA A
IN ALL M.M. CELLS
THUS GENERATED Store in r+r cells Increment MM addr. MM address, CRLF, centre line,CRLF, bottom line.... Rotate window clock-wise to 4 Places, "Unrecosnisable." Preset MM to \$115 Reflect vertically, I)lesal-repromrt Get 'BITX' ¢-IS Pixel '?' ? - PRINT WINDOW Is Pixel '0' ? Is Pixel '1' ? Get next MM cell = \$11 Yes, store MM Return Re-Prompt.... Get 'BIT1' Store in MM Do two CRLFs Rotate asain to o∕P window on terminal, set PIXE TEPLY ¢toP line, End of MM - TERMINAL Get 'BITO' 4 Places, Print : EMMST+\$200 EXWHAT PDATA1 SAVEX CR5 SMM MMHAND SAVEX EMMST AGDR AGDR 8,811 CR6 PWIND PWIN CRLFSX P105 CRLFSX P876 SAVEX1 PMMADD P234 CR1 JSR JSR JSR JSR JMP XT⁶ 3475 PWIND RANDR C1 0809 33581 CR10 33955 E075 3381 B6 CR1 CRS CR3 CR3 440 CR6 * * 132E (03 132F 3583 4200 348F 3577 34AD 1333 0F 1334 27 135F 3577 3577 3291 1328 32FE 32FE 322FE 13:2B 11 30 327F E1AC 1332 0F 3550 3577 4000 8 80 3 H 8 記え 3 B 86 A 7 ů 28 80 75 BD 80 8 80 Ŀ BO 8 8 BO 80 88 œ 888 26 80 BD 26 20 B 80 80 A F C 81 **H** 81 **B**1 27 53 00550 3227 5 00550 3227 5 00550 3231 8 00590 3231 8 00640 3238 9 00640 3238 9 00640 3238 9 00640 3238 9 00650 3245 2 00650 3244 2 00650 3244 2 000650 3244 2 00060 3244 2 000700 3244 2 000700 3244 2 000700 3244 2 000700 3244 2 000700 3245 2 000700 3245 2 000700 3246 2 000700 3246 2 000700 3246 2 000700 3246 2 000700 3246 2 000700 3246 2 000700 3257 8 000700 3255 2 000700 3255 2 000700 3256 2 000700 3256 2 00080 3274 2 00080 3274 2 00080 3274 2 00080 3274 2 00080 3274 2 00080 3274 2 00080 3274 2 00080 3274 2 00080 3274 2 00080 3274 2 00090 3274 2 00090 3274 2 00090 3274 2 00090 3274 2 00090 3274 2 00090 3274 2 00090 3274 2 00090 3274 2 00090 3274 2 00090 3274 2 00090 3274 2 00090 3274 2 00090 3274 2 00090 3274 2 00000 3275 2 000000 3275 2 000000 3275 2 000000 3275 2 00000 3 00000 3 00000 3 00000 3 00000 3 0000000 3 00000 3 00000 3 0000000 3 00000 3 00000 3 0000000 3 328B 1 328E - MATRIX HANDLER "MM Handler ? " Is it C ? Yes, 90 to control Is it A ? data Is it K? - Key in MSIBUG -(\$E000-E400) System Monitar in ROM START OF MEMORY Yes, Print addrs. Yes, totalize MM Illesal - isnore £#11 - KEVIN M.M.
PREMM+17 - MANUALLY FROM External Equates for Routines, Variables, in: LPPF5 (\$0100-0C00) LPPSR21 (\$1000-1900) THIS PROGRAM REQUIRES THE FOLLOWING Σ Yes, Print Is it D ? Is it T ? LPPMM1 0, NOG, NDP \$3200 £, K Mmhand * TO RUN CORRECTLY -* 'LPPSR21' * 'LPPF5' PDATA 6'T #+5 TOTAL £'A' ++5 Paddr £ХММ1 РКЕР £'С *+3 1 2 2 4 2 4 2 4 ٠ ADDR INEEE EQU MANITZ EQU FFEED EQU FFEED EQU PDATAI EQU PDATAI EQU PUTHR EQU PUTHR EQU PUTHR EQU PITI EQU OUTB EQU OUTB EQU JSR NAM 0PT 0RG MMHAND KEYIN

 00010
 00010

 000030
 3200

 000030
 3200

 000100
 00110

 000110
 1132B

 000120
 00130

 000130
 00130

 001100
 1132B

 001100
 00130

 001100
 1132B

 001100
 00009

 001100
 00140

 001100
 00140

 001100
 00009

 001100
 00009

 001100
 00140

 001100
 00009

 001100
 00009

 001100
 00009

 001100
 00110

 001100
 00110

 001100
 00110

 001100
 00110

 001100
 00110

 001100
 00110

 001100
 11332

 001200
 1333

 001200
 1333

 001200
 1333

 001200
 1333

 001200
 13330

 00310
 13330

 003200
 13330
 </ 00530 3224 86 11 00540 3226 8D 0682 00520

Assembly Listing of LPP Software Simulator

Part 2 - Memory Matrix Handler Section

Re-arrange byte in 'SAVEX1+1' to cimulate	SAVEX1+1 reflection										SAVEX1+1	SAVEX1+1	Text Strings :	MEMORY MATRIX HANDLER - (#ODOA	PRINT ADDRESSES , Data sets . Vevin	TOTALIZE OR CONTROL ? '	4	UNKECUGNISABLE - USE " , / ? / 0 " '	\$0D0A	\$0AU4	LMM+14 - LOAD AND PRINT	\$'N - M.M. DATA SET	DMM2 "Load MM ? " MMUAND	EXREADY "Ready ? "	PREP	PRTON Turn Printer ON OUTEEE	EMMST Get 1st MM addr.	CRLFSX	CRLFSX CRIFSX D- 4× CBIFz	LKLF3A UG AX LKLF3 PDI FSY	CRLESX	CRLFSX	Clear column count	CRLFSX Do CRLF	PMMADD Frint MM address Incr. MM address	Incr. col.count	£\$10 Cal.count = 16 ?
ROR 8 ROL 8 A 208		ROL A ROR B	ROL A ROR R	ROLA	ROR B ROL A	ROR B		LSR B	LSR B	LSR B	ORA B	STA B	-	ECC.	FDB	FCC	FCC	FCB	2	FDB	108	JSR	CMP B	BNE	X	JSR	LDA A	LDX LDX	JSR	JSR			JSR	CLR B	JSR	JSR		CMP B
01630 331D 56 01640 331E 49 01650 331E 54	01660 3320 F7 3584	01670 3323 49	01690 3325 49 01700 3326 56	01710 3327 49	01/20 3328 56 01/30 3329 49	01740 332A 56	01750 332B 49 01760 337C 56	01770 332D 54	01/80 332E 54	01790 332F 54	01800 3330 FA 3584	01810 3333 F7 3584 01430 3334 7F 3754		01840 3339 40 XMM1	01850 3351 0D0A	01860 3353 50	018/0 337E 54	01880 3394 04	UIBYU 3345 20 XWHAT	01900 33B8 0D0A	01910 338A 0A04 *	01930 33BC BD 088E PDATA	01940 33BF D1 4E	01950 33C1 26 03	01970 33C5 CE 04E0 DMM2	01980 33C9 BD 1700	01990 33CC B6 1337 02000 33CF BD F101	02010 33D2 CE 4000	02020 33D5 BD 3577 DMM10	02030 33D8 BD 3577 03040 33D8 BD 3577	02040 33UB BU 3370 77750 030FC 03750	02060 33F1 BD 3577	02070 33E4 BD 3577	02080 33E7 SF DMM6	02090 33E8 BD 3577	02100 33EB BD 355C	02120 33EF SC	02130 33F0 C1 10
																			_																			
ROT Store acc.in &xMM STAA addrs.thus made		AUDR - STORE C(ADDR) 0,X - IN LOC. POINTED	SAVEX1 - TO BY SAVEX1 . 0.x		- FIRST SHIFT OF	SAVEX1+1 - M.M. ADDRESS	SAUFY1+1 Shift eisht	SAVEX1 neishbour	Pixels (not PO)	SAVEX1 to a single	*+10 byte to	SAVEX1+1 facilitate seco 'corrucete'	SAVEX1+1		- LAST SHIFT OF	SAVEX1 - M.M. ADDRESS	SAVEX1	SAVEX1+1 Re-format eight	Delendour Pixels SAVEX1+1 from a single	#+10 byte to two	SAVEXI DYTES E\$O1	SAVEX1			SAVEX1+1 - 90 DEGREES	- CLOCKWISE	00	¢\$FC in 'SAVEX1+1'	to simulate	£\$03 rotation		SAVEA1+1 1 GH		FSH - REFLECT WINDOW	- ABOUT VERTICAL	SAVEX1+1 - AXIS		
JSR ROT Storeaccin BxMM JSR STAA addrs.thus made RTS		LDX AUDK - STORE C(ADDR) LDA A 0,X - IN LOC, POINTED	LDX SAVEXI – TO BY SAVEXI Sta a 0.x	RTS	CLC - FIRST SHIFT OF	LDA A SAVEX1+1 - M.M. ADDRESS	KUKA STAA SAVEY1+1 Shift aimht	LDA A SAVEX1 neishbour	ROR A Pixels (not PO)	STAA SAVEX1 to a single	BCC *+10 byte to	LDA A SAVEXI+1 facilitate DDA A SECO VOLTUDEEV	STA A SAVEX1+1	RTS	CLC - LAST SHIFT OF	LDA A SAVEXI - M.M. ADDRESS Boy A	STA A SAVEXI	LDA A SAVEX1+1 Re-format eight	KUL A RAVEX1+1 from a single	BCC #+10 byte to two	LUA A SAVEXI DYTES DRA A 6501	STA A SAVEX1	RTS		LDA A SAVEX1+1 - 90 DEGREES	ROL A - CLOCKWISE	ROL A TAR Balancer huis	AND B & SFC in 'SAVEX1+1'	ROLA to simulate	AND A £\$03 rotation	ABA CTA A CANFVILL	JIM A JAVEAL+L		JSR FSH - REFLECT WINDOW	CLR B - ABOUT VERTICAL	LDA A SAVEX1+1 - AXIS	ROR B	ROL A

Assembly Listing of LPP Software Simulator

Part 2 - Memory Matrix Handler Section

02750 3478 46 FOR A - 2 SPACES 02750 3471 B1 5 FOR A FOR A <td< th=""></td<>
027505 347E B0 34CB DSR PCARRY PTINT CATTY DUTS 027505 3448 FB 34CB DSR PCARRY PTINT CATTY DITS 027505 3448 FE 35CB JSR PCARRY PTINT CATTY DITS DO 2 SACES 022500 3448 FE 3581 PLOS JSR DVTS DO 2 SACES 022800 3497 BB 34CS JSR DVTS DO 2 SACES 02800 3497 BB 34CS JSR DVTS DO 2 SACES 02800 3497 BB SACE JSR DUTS DO 2 SACES 02800 3497 BB SACE JSR DUTS DO 2 SACES 02900 3497 BD SACE JSR DUTS DO 2 SACES DDR 02900 3497 BD SACE JSR DUTS DO 2 S
02770 3402 FF
02790 3406 FF 358 JTF JTF <td< td=""></td<>
223200 3487 BD EOCC JSR DUTS DO 2 spaces 223200 3486 FF 3581 PIOS STX SAVEX+1 - PRINT ADDR 223200 3497 B6 3582 LDA A SAVEX+1 - PRINT ADDR 223200 3497 B6 3582 LDA A SAVEX+1 - PLINPONPS AN 223800 3494 44 ROR A SAVEX+1 - PLINC C 223800 3494 B34CB JSR ROL A SAVEX+1 - PLINC C 223800 3494 B34CB JSR ROL A SAVEX+1 - PLINC C C F
728420 344F \$383 LDA \$AVEX+1 P1,P0,P5 ANEX 72850 3475 \$6 5382 LDA \$AVEX+1 P1,P0,P5 ANEX 72850 3475 \$6 5382 FOR A SAVEX P1,P0,P5 ANEX 72850 3475 \$B0 ANEX FOR FOR <t< td=""></t<>
722330 348F F 3581 PIO5 STX SAVEX+1 - PI,PO,P5 AN 722810 3472 B5 3822 LDA A SAVEX+1 - PI,PO,P5 AN 722810 3472 B5 SACB SACB SAVEX+1 - P1,PO,P5 AN 722810 3475 B0 SACB SACB SACB SAVEX+1 - P1,PO,P5 AN 72810 3474 B0 SACB JSR PCARRY PTINT Carry Cet P0 into-c 729200 3443 HD SAVEX+1 SAVEX+1 Cet P0 into <c< td=""> C 729200 3443 HD SAVEX+1 Cet P0 into<c< td=""> C <td< td=""></td<></c<></c<>
72850 3472 85 544 500 <td< td=""></td<>
228/0 347, 80 574, 574, 574, 574, 574, 574, 574, 574,
22870 3475 B 34CB JSR PCARRY Print carry 22800 3474 49 B 3562 JSR PCARRY Print carry 22910 3414 9 R0L A SAVEX+1 Cet Po into-carry 22920 3442 B 3562 UDA SAVEX+1 Cet Po into-carry 22920 3443 B 3408 NOL A SAVEX+1 Carry 22920 3443 B 3408 JSR DOTS DOTS DO SPACES 22950 3447 B 3581 PG/T DOTS DO SPACES 22970 3447 B 3581 PG/T DO SPACES PCARRY 22970 3484 B 3408 JSR PCARRY PCINT ADR 22900 3486 B 3408 JSR PCARRY PCINT DO PCARRY 23000 3486 B 3408 JSR PCARRY PCINT DD PCARRY PCINT D
22890 3474 47 22290 3476 47 22910 3441 49 22910 3441 49 22920 3442 49 22920 3443 49 22920 3443 49 22920 3443 49 22920 3443 49 22950 3443 49 22950 3443 49 22950 3443 49 202950 3443 49 202950 3443 49 202950 3443 49 202950 3443 49 202950 3443 49 202950 3444 40 202950 3446 40 202950 3447 50 20290 3489 40 20200 3484 40 20200 3484 40 20200 3484 40 2020 3480 40 2020 40 2000 40 2000 40 2000 40 2000 40 2000 40 2000 40 2000 40 2000 40 2000
72890 3478 BD 3542 JSR PCARRY Frint carry 72910 3441 49 ROL A SAVEX+1 Fanto 72910 3441 49 ROL A SAVEX+1 Fanto Fanto 72910 3441 49 ROL A SAVEX+1 Fanto Fanto C 72910 3443 49 ROL A SAVEX+1 Frint carry C 72910 3441 B JSR DUTS Do 2 Faces 72910 3440 F 5581 PB7 FO DUTS Do 2 Faces 72910 3481 B 3581 PB7 SAVEX - PSITT ADDR D 2 Faces 72910 3481 B 3401 B SAVEX - PSITT ADDR D 2 Fato D 2 Fato D 2 Fato D D 2 Fato D 2 Fato D 2 Fato D D 2 <
32700 344 B 3582 LDA SAVEX+1 22910 34A1 49 ROL A SAVEX+1 22920 34A3 49 ROL A SAVEX+1 22920 34A3 49 ROL A SAVEX+1 F SAVEX 22940 34A4 BD EOCC JSR DUTS Da 2 spaces 02990 34A0 FE DUTS Da 2 spaces 02980 34A0 FE DUTS Da 2 spaces 02980 34B BD SAVEX - PRINT ADDR PCARRY PCINT ADDR 02980 34B BD SAVEX - PRINT ADDR PCARRY PCINT ADDR 0203010 34B BD SAVEX - PRINT ADDR PCARRY
72710 34A1 47 ROL A 72720 34A2 47 ROL A 72720 34A2 87 ROL A 72750 34A4 BD 34CC JSR PCARRY Print carry 72750 34A7 BD EOCC JSR DUTS Da 2 spaces 72750 34A7 BD EOCC JSR DUTS Da 2 spaces 72790 34B0 BD 3581 PB76 SAVEX - PRINT ADDR 72790 34B1 BD 3581 ROL A SAVEX - PRINT ADDR 72900 34B1 BD 3581 ROL A SAVEX - PRINT ADDR 70200 34B1 BD 34CB JSR PCARRY Get PS FILID 703020 34B1 BD A SAVEX - PRINT ADDR 703020 34B1 BD A SAVEX - PRINT ADDR 703020 34B1 BD A SAVEX - PRINT ADDR <td< td=""></td<>
72730 34A2 47 ROL A 72730 34A3 48 B 34C Fint C 72730 34A3 B 34C B 35R PCARRY Frint Carry 72750 34A7 BE<
72740 3444 BD 344 BD 344 BD 344 BD 344 BD 345 BD 345 BD 344 BD 344 BD 345 BD 345 BD 345 BD 3581 BD 3581 BD 3581 BD 3581 BD 3582 BD 2584 584 584 584 584 58 56 10175 DD 2 58 67 101
32750 34AA 7E DCC JSR DUTS DO 2 PACES 32960 34AA 7E DCCC JSR DUTS DO 2 PACES 32970 34AA 7E DCCC JSR DUTS DO 2 PACES 32970 34B0 E 55B1 PBIS LDA A SAVEX PRINT ADDR 32900 34B0 E 35B1 PBIS SAVEX PRINT ADDR 303010 34B4 BD 34CB JSR PCARRY Cet PBI PTINT CaTTY 303010 34B4 BD 34CB JSR PCARRY Cet PF INTO C 303010 34B4 BD 34CB JSR PCARRY FINIT C C PRINT C 303040 34B8 B JSR PCARRY FINIT C C PRINT C C PRINT C C PRINT C C C C C C C C C C
72940 34AA 7 E CUC JMP DUTS Do 2
72770 * 72770 3400 FF 3581 P81, P1, P6 AN 72790 3480 8581 LDA SAVEX - P81, P1, P6 AN 72970 3480 8581 LDA SAVEX - P81, P1, P6 AN 72970 3481 85 3581 ROR - 2 SPACES 73070 3481 80 JSR PCARRY Get P3, init - 73020 3481 80 JSR PCARRY Get P6, init - 73020 3481 80 JSR PCARRY Finit carry 73020 3481 90 3400 JSR PCARRY Finit carry 73020 3481 80 JSR PCARRY Finit carry 730305 3481 80 JSR PCARRY Finit carry 730305 3481 80 JSR PCARRY Finit carry 730305 3481 800 A FCARRY Frint carry 730300 3445 80 JSR
72980 34AD FF 3581 PB/A FTUT ADR 72990 34BD F5 5581 PB/A FAUR PB/A FAUR ADR 72990 34B0 B4 B5 5581 BCA PB, FTIA FAUR FB FAINT ADR 73010 34B4 BD 34C8 JSR FCARRY Cet F1 FTIA C 73020 34B8 BD 34C8 JSR FCARRY Cet F1 C F1 C C F1 C F1 C F1 C C F1 C F1 C F1 C F1 C F1 C C C C C C F1 C F1 C<
33000 3483 46 FROR - 2 SPACES 33010 3484 BD 34CB JSR PCARRY Get P1 into c 330200 3484 BD 34CB JSR PCARRY Get P7 into c 303030 3484 49 JSR JSR PCARRY Get P7 into c 303050 3485 BD 34CB JSR PCARRY Fint carry c p6 p6 p1 p1c c p7 into c p3 p4 p4 p3
33010 3484 BD JSR PCARRY Get Frint C 33030 3484 49 SAVEX+I Get Frint C 33030 3484 49 JSR FCARRY Get Frint C 33030 3486 49 JSR FCARRY Frint Get Frint C 33050 3485 BD 34C8 JSR FCARRY Frint Carry 33050 3486 BD JSR FCARRY Frint Carry 33050 3452 BD JSR PCARRY Frint Carry 33050 3455 TE <ouc< td=""> JSR DUTS DO 2 SPEC 33050 3453 TE<ouc< td=""> JSR DUTS DO 2 SPEC SPINT T D 33100 3440 340 BC A T - DRFNDAT D 33110 3440 BC A T - DRFNDAT D D D D D</ouc<></ouc<>
33020 34B7 B6 3582 LDA A SAVEX+I 330300 34B8 B9 34C8 ROL A SAVEX+I Get P7 into C 330300 34B8 B9 34C8 NOL A SAVEX+I Get P6 into C 330300 34BF B0 34C8 NOL A SAVEX Print Carry 33050 34BF B0 34C8 JSR PCARRY Print Carry 33050 34C5 BD JSR DUTS D SPACes 330300 34C3 TE DUTS D S PACes 33100 34C8 34 PS DUTS D S PACes 33100 34C9 24 05 LDA PT11 - CARRY BIT D 33100 34C8 BC +T - DEPENDANT D D D D D D D D D D D D D D D D
33040 3488 97 1110 Get P7 1110 33050 3488 80 A PCARRY Print carry 33050 3486 80 A PCARRY Print carry 33050 3486 80 A FCARRY Print carry 33050 3487 80 JSR PCARRY Print carry 33050 3463 JSR JSR DUTS D Spaces 33060 3463 75 EOCC JSR DUTS D Spaces 33100 3403 345 EOCC JMP DUTS D Spaces 33100 3403 345 BC +7 - DFFNDAT D 33100 3448 403 LDA PT1 - CARRY BIT D 33140 3400 86 1332 LDA PT1 - CARRY BIT D 33140 3400 86 1332 LDA PT1 - CARRY BIT D 33140 3405 331
33050 348E 940 710 <t< td=""></t<>
33060 34E BD 34CB JSR PCARRY Frint carry 330700 34C2 BD ECCC JSR DUTS Da 2 spaces 330700 34C2 BD ECCC JSR DUTS Da 2 spaces 330700 34C3 T ECCC JMP DUTS Da 2 spaces 33100 34C8 36 PCARRY PSH - PRINT 1'' D 33100 34C8 36 BC *+7 - DEPENDANT D 33110 34C9 24 05 BCC *+7 - DEPENDANT D 33110 34C8 20 333 LDA PT1 - CARY BT D 33130 34D 34D BL A PT10 - CARY BT D 33140 34D BE LD1 A PT10 CARY D D 33140 34D S S S S S 33140 34D S
33070 34C2 BD EOCC JSR DUTS Da Spaces 33090 34C5 7E EOCC JMP DUTS Da Spaces 33100 34C8 34 PCARRY PSH A - PRINT '1' D 33110 34C8 34 PCARRY PSH - PRINT '1' D 33110 34C8 24 05 BCC *+7 - DEPENDANT D 33110 34C8 26 333 LDA PT11 - CARRY BIT 33140 34D0 34D0 86 1333 LDA PT10 - 33140 34D0 86 1332 LDA PT10 - CARY BIT 33140 34D0 86 1332 LDA PT10 - CARY PIT 0 33140 34D6 81D1 PUL PUL PULEE PT10 0 33140 34D6 CAE0 PADR LDX KREADY - OF M.M. MIT 33140 34D8 E1D1 JSR PADR JSR PREP - O
3403 34C3 /E EOUC JMP OUTS Da 2 spaces 333090 34C3 * PRINT '1' 0 33100 34C8 34 PCARRY PSH A - PRINT '1' 0 33110 34C9 24 05 BCC *+7 - DEPENDANT 0 33110 34C8 24 05 BCC *+7 - DEPENDANT 0 33110 34C8 26 03 BCA *+5 - DEPENDANT 0 33140 34D0 34D 24 05 BCA 33130 34D5 322 LDA A PTT0 - CARRY BIT 33140 34D5 322 LDA A PTT0 - CARRY BIT 33150 34D5 322 LDA A PTT0 - CARRY BIT 33140 34D5 322 LDA A PTL0 - CARRY BIT 33140 34D5 321 PUL A PTL0 - CARRY BIT 33140 34D5 34D PUL A - CE M.M. ADDRE 33190 34D8 EC 04E0 PADDR 33190 34D8 ED JSR PREP - CF M.M. MIT
33100 34C8 34 FCARRY PSH A - PRINT '1' 0 03110 34C8 24 05 BCC *+7 - DEPENDANT 0 03110 34C8 26 05 BCC *+7 - DEPENDANT 0 03110 34C8 26 03 BCC *+7 - DEPENDANT 0 03110 34C8 20 03 BCA *+5 - DEPENDANT 0 03140 34D0 86 1332 LDA A PTT0 - CARRY BIT 03140 34D0 86 1332 LDA A PTT0 - CARRY BIT 03150 34D3 86 1332 LDA A PTT0 - CARRY BIT 03150 34D5 32 LDA A PTT0 CA PT10 OR 03150 34D5 32 PUL A A PTC0 A PT00 OR 03150 34D5 37 PUL A A PT00 A PT00 A 03190 34D5 24 A PT00 A PT00 A A A A A </td
33110 3467 24 05 BCC *+7 - DEPENDANT 0 33120 3445 24 05 BCC *+7 - DEPENDANT 0 33120 3445 20 32 LDA A PT1 - CARRY BIT 33140 3405 340 32 LDA A PT70 Cat 'PT10 0 33140 3403 80 L101 JSR OUTEEE Print 0 33150 3405 32 LDA RTC Cat 'PT10 0 33150 3405 32 PUL NUTEEE Print 0 33180 3405 37 RTS 0 0 33180 3408 E0 PADDR LDX & KREADY PRINT 33190 3408 E0 PADDR LDX & KREADY PRINT ADDR 33190 3408 E0 PADDR LDX & KREADY PRINT MIT
33120 34C8 B6 1333 LDA PIT1 - CARRY BIT 33130 34CE 20 BRA *+5 - CARRY BIT 33140 34D0 B6 1332 LDA PIT0 Cet 'PIT0 OR 33150 34D3 BD LID1 JSR OUTEEE Print OR 33150 34D3 32 RTS OUTEEE Print OR 33160 34D5 37 RTS OUTEEE Print 33180 * RTS OUTEEE Print 33180 * RTS OUTEEE PRINT ADDRE 33180 * RTS OUTEEE PRINT ADDRE 33180 * DS JSR PREP - OF M.M. WIT
33130 34CE 20 BRA #+5 33140 34D0 B6 1332 LDA A PITO Get 'PITO D 33150 34D0 B6 1332 LDA A PITO Get 'PITO D 33150 34D6 34D6 32 PUL A PIL A 33160 34D7 39 RTS DUTEEE Print 33180 4 RTS SXREADY PRINT ADDRE 33180 4 DATO JSR PREP PLMM.
03140 34D0 86 1332 LDA A PITO C ₂₁ 'PITO or 03150 34D3 8D EIDI JSR OUTEEE Print 03160 34D6 32 PUL A 03170 34D7 39 * RTS 03190 34D8 CE 04E0 PADDR LDX &XREADY - PRINT ADDRE 03190 34D8 DE 1700 JSR PREP - OF M.M. WIT
03150 34D3 BD E1D1 JSR DUTEEE Print 03160 34D6 32 PUL A 03170 34D7 39 RTS 03180 * RTS 03190 34D8 CE 04E0 PADDR LDX &XREADY - PRINT ADDRE 03190 34D8 DE 1700 JSR PREP - DF M.M. WIT
731.40 34D6 32 PUL A 231.70 34D7 39 RTS 231.90 34D8 CE 04E0 PADDR LDX &XREADY - PRINT ADDRE 231.90 34D8 DE 1700 JSR PREP - DF M.M. WIT 23200 34D8 BD 1700 JSR PREP - DF M.M. WIT
03170 34D7 39 RTS 03180 * * * * * * * * * * * * * * * * * * *
03190 34D8 CE 04E0 PADDR LDX &XREADY - PRINT ADDRE 032190 34D8 CE 04E0 PADDR LDX &XREADY - PRINT ADDRE 03200 34D8 BD 1700 JSR PREP - DF M.M. WIT
73170 3408 CE 4460 TAUUN LUA KARAUY - PAIN' AUNE 73200 3408 BD 1700 JSR PREP - OF M.M. WIT
03210 34DE CE 4000 LUX EMMST - FEATURES

Assembly Listing of LPP Software Simulator

Part 2 - Memory Matrix Handler Section

RH digit(SAVEX) LH digit(SAVEX+1) RH digit(SAVEX+1) SET - PRINT M.M. ADDR - IN 3 DIGIT HEX - AND 2 SPACES Clear 16-bit count PRINT LABEL AND
TOTAL vî Ŵ "No.of MM locs=" Yes, incr. count Incr. MM addr. - 'CRLF' WHILST - SAVING 'X' <u>Temporary</u> <u>Variable stores</u> addr - TOTALIZE BITS - TO BIT 0, X,1 "Load MM ? " Counting 'BITO' Countins 'BITX' Print dash " -Count 'BITO's, Count 'BITX's, Count 'BITI's, Yes, Print "O" Yes, Print "X" No, Print "1" Do 2 seaces C(cell)=A ? Get 1st MM Print: Do CRLF SAVEX SAVEX OUTHR OUTHL SAVEX+1 SAVEX+1 OUTHR OUTS OUTS EXNOLOC PDATA1 SAVEX SAVEX+1 &MMST LMM+14 BITO CNT BITX CNT BIT1 WAIT2 MMHAND BITO CNT1 E.O CNT3 BITX BITX CNT3 E.X CNT3 E.X CNT3 E.X TASH PDATA1 SAVEX WAIT2 SAVEX *+5 INCSX × '0 20 10 PCSH PCSH PUCSH PU ٩ ∢ ∢ ∢ ∢ ∢ STX JSR LDX RTS RMB RMB * PMMADD * SAVEX SAVEX1 CRLFSX TOTAL CNT2 CNT3 CN71 CNT4 * * * 3581 E081 3581 0886 1326 3580 13580 3580 3580 1327 1327 1327 23580 3580 3200 132E 04 08 08 08 135F 135F 04 02 31 35F1 E07E 3581 360F E07E 3581 3582 4000 E068 3582 2582 3582 3582 2582 E068 E068 E068 E066 EIDI 00 03 35E3 3581 0002 3583 0002 F 288 286 287 F 8 H 6 88 80 80 80 80 BD 86 BD 80 80 80 26 86 20 **B1** 20 Ы BD 80 80 80 80 80 80 3577 1 357A 1 357A 1 357D 1 3580 3 Print MM address Incr.MM address Incr.col.count Col.count = 16 ? No! looP back.... Decrement MM addr. Do CRLF Clear column count Print bottom line ar column count 2x CRLFs Do CRLF -Clear column count Print centre line Clear column count Print top line Decrement MM addr Col.count = 16 ? No. loom back.... Decrment MM addr. Col.count = 16 ? No, loop back.... do, loop back.... Col.count = 16 ? Turn Printer OFF Turn Printer ON Incr.co).count Incr.col.count Incr.col.count Incr.MM addr. Incr.MM addr. Incr.MM addr. CRLFSX Do Zx CRLFs &MMST+\$80 1st quarter AD2 done 7 &MMST+\$100 2nd quarter ADZ done £MMST+\$180 3rd quarter &MMST+\$200 4th quarter Do 2x CRLFs done ? done ? Do formfeed Do formfeed Return Clear Do 2x FFEED OUTEEE AD3 CRLFSX CRLFSX PMMADD DEX16 CRLFSX CRLFSX DEX16 CRLFSX DEX16 CRLFSX OUTEEE PRTOFF PRTON OUTEEE OUTEEE CRLFSX FFEED £\$10 *-7 £\$10 £\$10 P234 P105 P876 £\$10 *-7 AD2 AD3 AD3 AD1 AD2

3577 3577 4080 1F 0306 E1D1 15 4200 4100 1A 4180 1337 E1D1 3577 3577 355C 3464 3577 3464 3577 348F 3464 3577 34AD A3 0306 E101 1338 E101 3200 34/5 3577 10 12 25 12 88

 03220
 34E4
 B

 032240
 34E6
 B

 032290
 34E7
 B

 032200
 34F7
 B

 032210
 34F7
 B

 03320
 34F7
 B

 03320
 34F7
 B

 03320
 34F7
 B

 03320
 34F7
 B

 03330
 34F7
 B

 03330
 34F7
 B

 03330
 34F1
 B

 03330
 34F1
 B

 03330
 34F1
 B

 03340
 3504
 B

 03340
 3504
 B

 03350
 3514
 B

 03351
 3524
 B

 03354
 3514
 B

 03354
 3524
 B

 03354
 3524
 B

 0335

Assembly Listing of LPP Software Simulator Part 2 - Memory Matrix Handler Section

.

&MMST+\$200 End of MM ?	CNT4 No. loop back	PMMADD+3 Print result,	WAIT2 Do CRLF		SAVEXI - INC SAVEX,	SAVEX - WHILST SAVING 'X'		SAVEX Use temp, store	SAVEXI of 'SAVEX1' for'X'		Text Strings :	'NO, OF M.M. LOCS.	SET TO BIT '	4	· · ·	4					
х Х С С С	BNE	JSR	dΨD		STX	гох	XNI	STX	ГDХ	RTS		FC CC CC		FCB	50 10 10	FCB		묍			
				*	INCSX						*	XNOLOC			XDASH		*		.,		2L, 2T
4200	F3	355F	E0B1		3583	3581		3581	3583											00000	P, 2P,
ß	26	80	7 E		1	E	80	4	Ц	39		4		<u>4</u>	30	0 4				ູ ທ	
3508	3508	3500	35E0		35E3	3 2E6	35E9	35EA	35ED	35F0		35F1		360E	360F	3614				ERROF	PASS
04300	04310	04320	04330	04340	04350	04360	04370	04380	04390	04400	04410	044:20		04430	04440	04450	04460	04470		TOTAL	ENTER

'LPPSR21'

Assembly	Listing	of	LPP	Software	Simulator

												5		<u> </u>	<u> </u>	y	r	<u></u>	. L					a	~													
'VDULOC'32 Places to the right	- BUF () DISK Set no. sectors equal to GNE	Initialize DOS Set 'X'=Buffer	addr.	Direction ?	N to B, so read. R to D, so write.		- BUF < > VDU	Set 'B/V' Pointers		Clear V (bit no.)	Direction ?		V to B			Increment VDU	Pointer				и н 80 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Yes, increment	buffer Pointer	y = 32 ?	No, loop back	Yes, increment x	Increment VDI	Pointer by 32		x = 32 ?	No. 100P back	Yes, return	- 'INX' BY 32	'DSUM2' = \$0020,	CO TO AND TO ADD	- TRANSFER BYTE	- VDU) BIT BUF Sat um hit mack in
vouLoc	NOSECT NOSECT &\$FFFF	EMEMH	B2DDIR	ທ+ເ ()	KEAU URITE	-	VSET	BSET		2022	B2VDIR	2+*	VTOB	9++C	VDULOC		-	VDULOC			£\$08	BUFLOC		BUFLOC	£\$20	B2V3		VDULOC	VDULAC	xco	£\$20	B2V2		DSUM1	£\$0020	INA04+0	6\$80	700
STX RTS	CLR INC LDX	STX JSR	LDA A	BEG		:	JSR	JSR	4 1 1 1 1			BEG	JSR	BRA Pop	Xari	XNI	dON	STX		LDA A	CMP A		INX	STX 		BLT	UN I		STX XTX	LDA A	CMP A	BLT	RTS	STX	X07		LDA A	LDA B BFO
00550 103D FF 130E 00540 1040 39 00570 *	00580 1041 7F 000C B2D 00590 1044 7C 000C 006600 1047 CE FFFF	00610 1044 DF 04 00620 1047 BD 102B	00630 104F B6 131C	00640 1052 27 03	00650 1054 /E 2439 00440 1057 7F 2758	00670	00680 105A BD 1032 B2V	00690 105D BD 102B	00700 1060 7F 1318	00/20 1066 7F 131A B2U3	00730 1069 B6 131B R2V1	00/40 106C 27 05	00750 106E BD 10B6	00760 1071 20 03	00/80 1076 FE 130E	00790 1079 08	00800 107A 01	00810 1078 FF 130E	00820 10/E /C 1317	00840 1084 B6 131A	00850 1087 81 08	00870 1088 FE 1310	00880 108E 08	00890 108F FF 1310	00700 1072 50 1317	00920 1097 2D CD	00930 1099 7C 1318	00940 109C FE 130E	00440 1042 FF 130F	00970 10A5 B6 1318	00780 10A8 81 20	00990 10AA 2D B7	01000 10AC 39 *	01020 10AD FF 1312 INX32	01030 10B0 CE 0020	01050 1053 /E 1005	01060 10B6 B6 B0 VTDB	01070 10B8 F6 131A
Đ	External Equates for Routines, Variables,	in: MSIBUG	(\$E000-E400)	System Monitor		DOS	(\$2400-3200)	Disk Oreratine	SVSTEM IN KAM	LIBI	(\$4800-4400)	Set of Library	Routines -							' DSUM2' = \$0040,	Add			- ' UEX' BY 64 ' DCIMO' = *EFFO.	Go to INX64		- DOUBLE BYTE	- AUDITION Add LS bytes.	Add MS bytes	with Carry,	Store result.		- SET BUFLOC	- TO BUFOST		- SET VDULOC	- TO VDU START	'VDUNO'≡0 or 1 ? 1. an abift
LPPSR21 0, NOG, N	\$8000 \$3500 \$4960	\$A990 \$0000	\$E0B1	\$E1D1 * FOCC	\$0001	1000¢	\$000A	\$2439	\$001B	\$A880	\$A980	\$E0/E	\$E0B1	SELAC SFORG	\$E047	\$E055		\$1000	£\$0040	DSUM2	DSUM MUSO	2 000		USUM1	INX64+6		DSUM1+1	DSUM2+1	DSUM2	DSUM3+1	EMUSO		BUFOST	BUFLOC		VDUOST	onnav	*+5 TNX:32
NAM OPT	T EQU ER EQU	H EQU X	2 EQU		OR EQU	CT EQU	H EQU		E EGU	PE EQU	L EQU	A1 EGU	2 EGU		REGU	EGU		0RG 6TV		STX	185	Y RTS			BRA				ADC B	STA A	STA B	X I X	LDX	STX	RTS	LDX	LDA A	uer Jsr
	ບິດເຊັ	μü	LI	μų	Ē	BSC	E E		HAR	PTA	IPTI	PDAT	HAIT	INFE	BADD	BYTE	*	TNYA				MMUD	* 4	L'EXO		*	HOSO					4	FSET			, VSET		
*		2 f	A N	55	វីហី	ž	ա	. -	5 14									•	• ~		m			~~			mr	N 10	-	•	s			0		\sim	0	
*	8000 VDI 3500 BUJ 4960 LE	A990 PU 0000 TR	EOB1 WA		0001 55	000C N	000A E	1 6542	2/ 38 0018 E	A880 1	A980	E07E	EOB1	EIAC FOA9	E047	EOSS		1000 FF 1313	1003 CE 0040	1006 FF 1314	1009 BD 1018	100F 39		LOID FF IJIZ	1016 20 EE		1018 86 1313	101E BB 1315	1021 F9 1314	1024 B7 1317	1027 F7 1316	10ZA 34	102B FE 130A	102E FF 1310	1031 39	1032 FE 1302	1035 B6 1300	1038 27 03 1038 BD 10AD

Part 3 - Sub-routine Facilities Section (Used by Parts 1 and 2)

		Part 3 -	Sub-routine (Used by Pa	Facilities Section rts 1 and 2)	
Store pixel on VDU	- CALC. VDULOC - FROM X,Y,VDUNO Set tor left VDU addr. Add 'YCO'	Get x Get x Shift, to multiply by 64	Add to r∉sult Put in 'VDULOC'	- TEST FOR EDGE - POINT Clear tot,), r, bottom flags is $y = 0$? Yes, set 1, flag Is $y = 31$? Yes, set rof flag Is $x = 0$? Yes, set top flag Is $x = 31$? Yes, set top flag	- GET PO FROM VDU Get VDU address, Put Pixel in 'PO' - PUT PO ONTO VDU Get VDU address,
ό, Χ νουίας	VSET DSUM2 DSUM1 YCO	DSUM2+1 DSUM DSUM3 DSUM3 XCO XCO DSUM2	xca \$\$C0 \$\$UM2+1 \$\$UM3 \$\$UM3 \$\$UM3 \$\$UM3 \$\$UM3	690000 LHE RHE FT1 FT1 FT1 FT1 FT1 FT1 FT1 FT1 FT1 FT1	х үглс 0, х Ро Ро
LDX STA A RTS	JSR Str LDA A DA A		LDB ROR A ROR A ROR A ROR A A ROR A A C STS A A C STS A STS A S A	D D D D D D D D D D D D D D D D D D D	LUS LUS RTAAA LUS LUDAA
01630 1128 FE 130E BTUV1 01640 1128 A7 00 01650 112D 39	• 01600 112E BD 1032 XYLDC 01670 1131 /F 1314 01690 1134 FF 1313 01500 1137 86 1319 01710 1134 01	01720 1138 87 1315 01720 1138 87 1315 01730 1135 80 1018 01750 1144 FF 1312 01750 1144 86 1318 01770 1144 44 01770 1148 44 01790 1146 77 1314	01800 114F B6 1318 01810 1152 46 01820 1153 46 01830 1154 46 01840 1155 87 C0 01850 1157 B7 1315 01860 1155 B7 1315 01870 1150 FF 130E 01870 1160 FF 130E 01890 1163 39	01900 01910 1164 CE 0000 EDCET 01920 1164 FF 1327 01920 1164 FF 1327 01940 1150 B6 1319 01950 1170 26 05 01970 1177 21 07 01990 1177 21 07 01990 1177 20 07 01990 1177 20 07 01990 1177 20 07 01990 1178 P6 1318 FT2 02000 1181 26 05 02000 1181 26 05 02000 1184 26 03 02000 1186 37 1328 02000 1186 37 5128 02000 1186 5128 0000 5188 5188 518 0000 5188 5188 0000 5188 518 0000 5188 518 0000 518	02100 1190 BD 112E GETPO 02110 1193 A6 00 02120 1193 A5 131E 02130 1198 39 02140 1198 39 02140 1199 BD 112E PUTPO 02160 1197 BD 112E PUTPO 02160 1197 BG 131E
acc. at Position given by z Get byte (sivel)	der Uster (Pixel) Grom VDU Stack Pixel Is Pixel = "1"?	Yes, OR buffer byte with bit mask No. invert mask and AND buffer byte with mask UPPer half of	buffer to store tri-state pixels Is pixel = "0" ? No, OR buf, byte with mask Invert mask, AND with buf, byte	- TRANSFER BIT - BUF) RYTE VDU Get buffer byte Rotate byte so carry contains bit Pointed to by 'ZCO' IS bit = "1"? No, so test upper half of buffer half of buffer Get upper buf.byte Rotate byte so carry has bit Pointed to by 'ZCO'	Is bit = "1".? No, get 'BITO', Yes,get 'BITX', Get 'BIT1',
*-4 100	0, X 0, X BIT1 *+9	BUFLOC 0, X ++8 8uFLOC 0, X 0, X BUFLOC	IINX64 INX64 INX64 INX64 INX64 INV64 INO INV64 I	0.X BUFLDC 0.X 2.CC 0.X + +6 1.NX64 1	*+7 BITO BTOV1 BITX BITX BIT1 BIT1
LSR A DEC B BRA LDX		A A A A A A A A A A A A A A A A A A A	JSR JSR DULL B DOR D DOR D DOR D D D D D D D D D D D D D D D D D D D	A A A A A A A A A A A A A A A A A A A	R CC R CC R CC R CC R CC R CC R CC R CC
01090 10BD 44 01100 10BE 5A 01110 10BF 20 FA 01120 10C1 FZ 130F	01130 1004 E5 00 01140 1005 37 01150 1007 35 01150 1007 35 01160 1008 E1 132F	01180 10CD FF 1310 01190 10D0 AA 00 01200 10D2 20 06 01210 10D5 FE 1310 01220 10D5 FE 1310 01220 10D8 A4 00 01240 10DA A7 00 01250 10DC FE 1310	01250 100F BD 1000 01270 10E2 BD 1000 01290 10E5 33 01300 10E7 F1 132E 01300 10E7 F1 132E 01320 10EE AA 00 01320 10EE AA 00 01330 10EE AA 00 01330 10EE 20 03 01350 10F1 A4 00	01350 10F3 A7 00 01350 10F5 39 01380 10F5 FE 1310 BTDV 01410 10FF F6 131A 01420 10FF F6 131A 01450 1006 27 04 01450 1100 27 FA 01450 1101 54 01460 1107 27 15 01460 1107 BD 1000 01490 1107 BD 1000 01500 1107 F6 131A 01500 1107 F6 131A 01500 1112 27 04 01500 1112 57 04 01500 1115 5A 01500 1115 5A 01500 1115 5A	01550 1118 49 01570 1119 25 05 01580 1118 B6 132E 01590 1112 20 08 01600 1120 B6 135F 01610 1123 20 03 01620 1125 B6 132F BTUV2

Assembly Listing of LPP Software Simulator

APPENDIX 1c Sheet 2 of 7

'LPPSR21'

'LPPSR21'

Assembly Listing of LPP Software Simulator

02170 11	9F A7	80		STA A	0 , X	Put rixel on VDU	02710	220 A6 B1		LDA A	\$81,X No.	set P7
02190		*		012			02/20	224 B6 131	D GWP7		EDGE Yes,	set edse
02200 11	A2 BD	1164 G	DETWIN	JSR	EDGET	- GET P0-P8	02740	227 87 132	10	STA A	P7 Store	e P7
02210 11	AS BD	112E		JSR	XYLOC	- FROM VDU	02750 1	22A 7D 132	~	TST	LHE L. fla	35 = 1 ?
02220	A8 80	1010		197	DEX64	Test for edges,	02750	220 26 09		BNE	GWP8	
02240 11 02240 11						let VUU address; n:feet	01/70	.227 74 04 737 74 04	ſ	1 S T BNF		
02250 11	AD A6	41		LDA A	\$41,X	Get PO	02790	234 A6 80		LDA A	\$80,X No. 5	Jet PB
02:260 11	AF 87	131E		STA A	РО		0.2800	236 20 03		BRA	GWP8+3	
02270 11	B2 7D	1327		TST	LHE	L.flag = 1 ?	02810	238 86 131	D GWP8	LDA A	EDGE Yes,	set edse
02280 11	B5 26	4		BNE	CWP1		02820	238 87 132	J.	STA A	PB Store	rin P8
11 06220	87 A6	4 C		LDA A	\$40,X	No; set P1	02830	.Z3E 39	ı	RTS		- - - - - - - - - - -
11 00570	07 50 07 67		01		541235		04070		ŧ			
02320 11	85 87	131F		STA A	euce Pi	Tesi set edge Store P1	02850	300		580	€ 1 300	
02330 11	CT 70	1327		TST	LHE		02840 1	300 0001		EMB BMB		
02340 11	C4 26	60		BNE	GWP2		02870	301 0001	BUFNO	RMB	11	
02350 11	C6 7D	1328		TST	THE	Top flag = 1 ?	0.2880	302 B000	VDUOST	FDB	VDUST	
02360 11	C9 26	40		BNE	GWP2		02890	304 B020	VDU1ST	FD B	VDUST+\$20	
02370 11	CB A6	8		LDA A	\$0•X	No, set P2 .	02900	306 B400	VDU2ST	FDB	VDUST+\$400	
02380 11	CD 20	EO		BRA	CWP2+3		02910 1	308 8420	VDU3ST	FDB	VDUST+\$420	
02390 11	CF B6	1310 6	122 122	V VOI	EDGE	Yes, set edse	02720 1	30A 3E00	BUFOGT	F08	BUFGT	
02400 11	02 87	1320		STA A	P2	Stare P2	02430	30C 3F00	BUF1ST	FD8	BUFST+\$100	
02410 11	D5 7D	1328		181	THE	Top flas = 1 ?	02940 1	30E 0002	VDULOC	Bug	7	
02420 11	D8 26	40		UN CO	GWP3	-	02450	310 0002	BUFLOC	RHB BHS	0	_
02430 11	DA A6	01		•	*7'X	No, set P3	02960 1	312 0002	DSUM1	RMB	17	
02440 11	DC 20	80 10		BRA	CHE3H3		02970	314 0002	DSUM2	RMB	64.5	
02450 11	DE 86		EdM	LDA A	EDGE	Yes, set edse	02980	316 0002	DSUM3	RMB	. 17	
02460 11		1221	-	STA A	E d	Store P3	02660	1000 81E		RMB		
024/0 11	E4 70	1328		787 5115	THE C D	Top flag = 1 ?	000000	1000 41E		RMB CMC	- - .	
11 00420	104 40	1000							0,010 0,010			
02500 11	10 28 E	1201		PNF				1310 0001			4	
02510 11	EE A6	02		LDA A	* - × =	NO. 961 P4	03040	131D 0001	FLGE	RMR	4	
02520 11	F0 20	EO		BRA	GWP4+3		03050	31E 0001	Po	RMB	1	
02530 11	F2 B6	1310 6	WP4	LDA A	EDGE	Yes, set edge	03060	131F 0001	P1	RMB	4	
02540 11	FS 87	1322		STA A	P4	Store P4	03070	1320 0001	P2	RMB	-	
02550 11	F8 7D	1329		TST	RHE	R.flas = 1 ?	03080	1321 0001	БЧ	RMB	-	
02560 11	FB 26	40		BNE	GWP5		03040	1322 0001	Ъ4	RMB	-	
02570 11	FD A6	4 14		LDA A	\$42,X	No, set PS	001E0	1323 0001	53	RMB	T	
02580 11	FF 20	E 0		BRA	GWP5+3		OIIE0	1324 0001	P6	RMB		
02590 12	01 B6	131D C	WP5	LDA A	EDGE	Yes, set edse	03120	1325 0001	P7	RMB		
02/200 12	04 87	1323		STA A	53	Store P5	03130	1326 0001	P.8	RMB	-1	
02610 12	07 70	1329		TST	RHE	R.flag = 1 ?	03140	1327 0001	СНЕ	RMB	Ħ	
02620 12	0A 26	60		BNE	GWP6		03150	1328 0001	THE	RMB	-1	
02630 12	00 70	132A		TST	BHE	Bot.flag = 1?	03160	1329 0001	RHE	RMB	-1	
02640 12	OF 26	40		BNE	GWP6		03170	132A 0001	BHE	RMB	1	
02650 12	11 A6	82		LDA A	\$82,X	No. 94 P6	03180	132B 0003	ADDR	RMB	ო	
02660 12	13 20	EO		BRA	GWP6+3		041E0	32E 60	BITO	FCB	\$60	
02670 12	15 86	1310 0	MP6	LDA A	EDGE	Yes, set edse	03200	132F FF	BITI	FCB	L	
		+ V0 	-					1000 0551				
	10 10	475T		101	846 2 6 7	HOT.TIAS = 1.7	07750	1000 1551	7770	20 5 1 1 1 1	1 • 7F	
** ^^ /7^	7	5			LW5		20402			1 10	7.L	

'LPPSR21'

					P	ar	۰t		3	-	S (รับ ป	b se	-r ed	0	ut by	:i /	n P	e ar	F rt	a s	c :	il 1	i a	ti nd	e 1	s 2)	Se	c	ti	0	n								
Count = 128 ? No, loop back	Yes, return	- PRINT TWO PATTERNS	Pattern nos.	Turn Printer ON	Clear x	Get LH Pat. no.	Print LH Pat.line	Get RH Pat. no.			Print RH Pat. line	Do CRLF	Increment x	, 7 7 7 7 7	No. Joor hark	Yes, do Nx CRLFs		Turn printer OFF	CTDI E' N TIMEC	Do CRLF	Incr. count	Count = 'NCRLF' ?	No. 100P back		- PRINT LINE OF	- PATTERN	,	Print 5 spaces	C)ear v	Get VDU Pointer	Get VDU Pixe)	Is rivel 'BITO' ?	14 aivel (BIT1/)		NO, get 'PITX'		Get 'PIT1'		CGT TILC	Increment y	
£\$80 T2B1		Лаа Соо	A A A	PRTON	xco	PPL UDUND	PLINE	PPR	£\$01		PLINE	WAIT2	XCO		PPATO PPATO	CRLFN	PRTOFF	OUTEEE		MAIT2		NCRLF	CRLFN+1		outs	OUTS	outs	ours		XYLOC	٥ ، x	BITO	PLINE1	*+7	PITX	PLINE2	PITI	PLINE2			YCO
BNE BNE	מוצ	CLR CLR	L N N	LDA A	CLR	LDA A	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	LDA A	CMP A	574 A	USR 1	JSR	Ŋ			185	LDA A				INC B	CMP B	BNE		JSR	JSR	JSR	JSR 101	A SUC	JSR	LDA A				LDA A	BRA	LDA A	BRA			LDA A
	*	PPAT				PPAT2						PPAT1							• • • • • • •						PLINE														PLINEL DI INFO	111111	
80 F3		1335	1336	1337	1318	1335	14/9	1336	10	0000	1479	E081	1318	1318		146E	1338	E101		EOB1	*	1339	F7		EOUC	EOCC	EOCC		1319	112E	8	132E	10.05	1921	1334	08	1333	с ССС ССС ССС ССС ССС ССС ССС ССС ССС С	1334	1319	1319
42B C1 42D 26	124	130 7F	136 7C	439 B6	HAL JE	442 B6		44B B6	44E 81	450 ZF	455 BD	458 BD	45B 7C	45E B6	10 104 10 104	465 BD	168 B6	46B 7E	14 F AF	165 BD	172 50	13 E1	476 26	FD 0/+	479 BD	47C BD	4/F BD		488 7F	48B 8D	48E A6	490 B1	17 274	498 27	49A B6	49D 20	49F B6	4A2 20	4 A 4 bo		4AD B6
3780 14 3790 14	3810 1'	1-0290 1-0200	3840 14	3850 14	3870 14	3880 1-	3900 1	3910 1-	39.20 1	1 0575	3950 14	3960 1-	3970 14	3980 1-	10000	1010	1020 1-	1030 14	1040 1050 12	10901	1070 14	1080	1090 1		1120 1-	1130 1-	140 1	1150 1-	1120 1	1180 1	1190 1	1200		1 022t	1240 1	1250 1-	1.260 1.	4270 1.	- Obct		1310 1
	58	88	38	88	38	88	58	ö	88	3 c	88	8	ö	88	č	ŏ	ð	č	òč	bð	ŏ	ò	ŏč	5 č	5 ð	ò	ò	ŏč	5 ò	ŏ	ò	òŏ	5 č	5 ð	ŏ	ò	ò	ō č	5 č	òò	ŏ
																												- VUUX / MUF / UISK Sat dinariione	Do V to B	Do B to D		- TAPE CHAR > BUF	i anorina (ander	and lst 4 chars.		Get buffer addr.	Clear byte count	Get char. Store is huffer		Incr.buffer addr.	Incr.byte count
L14₩ L0#		\$10 \$11	10\$	0 r	1-1	-1 (·	10	- - -	r	10	ч	-	- •	10	101	-	- 1.		4 64	N	N ·	1	\$0E	₹GF		\$1400 POLDIC			B2V	B2D		IPTIL	IPTAPE	IPTAPE	IPTAPE	EBUFST		IPTAPE 0. Y	\$80, X		
FCB FCB	RMB	FCB CD	FCB	RMB RMB	RMB	a Ma A Ma	RMB	RMB	RMB PMB	RMB	RMB	RMB	8 M B		AM8	Bub			ama	RMB	RMB	RMB 101		FCB		orc orc			JSR	dΜΣ			JSR	JSR	JSR		CLR B	127 010		INX	INC B
1T1 VITX	1 Å	PLON	CRLF	SOURCE	SRCNO	INCR 315	910	/DUUNO1	BUFNOI	ISTE	SRCN01	INCRI			3785	BRCNOE			DEBTO	0130	BAVEX		anna -	BITX	*		12827				*	178						1971			
<u></u>	- LL LL		. ~	8 č 2 č		<u> </u>	27	1	10	4 M	31 5	7	7	10	10	31	1		12	2	22	7						9151	1054	1041	-	A 480	A880	A880	A880	3E00		A880	80		
33 4F	36 000	01 7E	39 01	3A 000	BE 000	3F 000	42 000	44 000	45 00C	48 000	4A 000	4B 000	40 00 00 00 00 00		50 00	52 000	53 000		50 000 57 000	58 000	5A 000	50 00 19	5E 0E	SF BF		; 000 000 000	200	04 75 04 75	09 BD	OC 7E		OF BD	15 80	18 BD	18 BD	LE CE	21 5F		27 A7	29 08	24 5C
50 130 50 130 50 130	130	00 135	NET OC	10 13 13 13 13	30 135	64 05 19 19	50 I3	70 134	90 13.		10 13	20 13	30 Tă	20 Ta	13: 05	13: 13:	80 13 0			20 13:	30 13	40 19 19	50 13 70 13	ET 02	80	90 14 41		10 14 14 14	30 14	40 14	20	41 02 70 14	90 14	90 14	00 14.	10 14	20 14	41 05 41 04	50 14	60 14	70 14
032	CE0	1250	dee oggo	EE0	EE0	èeo 033	0.50	033	é é é é é	9 0 9 0 9 0 9 0	034	034	400	460	034	034	400		800	380	2035	0020	280 0980	035	035	380 032		050	920	036	036	950	036	980	037	037	A CO	100)))))	037	037

Assembly Listing of LPP Software Simulator

											_			_														-							_				~							
	i	CIERT X			Clear y																		Calculate VDU	address			Sample ready?	No, loop back	YARIGIACK II			Adjust address	if necessary		Get same)e back				Stare on VDU		Increment y	, ny'	-			
N INX XMINX XPIN	XP+1	XLU VMIN		YP+1	700	dx C		TUYP	E\$01	TVCW	700							xco	Ţ				VDUOST	νοιμος	VDULOC+1	VDULOC	TVCR	TVR4			VDULOC	INX:32	VDULDC		£\$01	1745	70/1	81TO	× •0	ЧР.	YP+1	DY+1		٩۲	YP+1	YCD
STA B LDA B STA A	2. FR		STA A	CLR	CLR				LDA A	STA A	LDA A	CLR B	ASR A	RORB	ASR A			LDA B	dON	ABA	TAB	PUL A	A00 A	STA A	STA B		LDA A				LDX LDX	JSR	STX	PUL A	A DND A				STA A	LDA A	LDA B	ADD B	ADCA	STA A	STA B	INC
04860 1510 F7 15CC 04870 1513 B6 15C7 04880 1516 B7 15CD	04890 1519 /F 15CE	04010 121C // 1210 04010 121E BF 1500 1000	04920 1522 B7 15CF	04930 1525 7F 15D0	04940 1528 7F 1319	24470 1528 80 1507 04400	04010 1521 BL 1575	04980 1534 87 0025	04990 1537 86 01	05000 1539 B7 D026	05010 153C B6 1319	05020 153F 5F	05030 1540 47	05040 1541 56	00000 1542 4/	05/03/01/544 24	05080 1545 17	05090 1546 F6 1318	05100 1549 01	05110 154A 1B	05120 1548 16	05130 154C 32	05140 154D BB 1302	05150 1550 B7 130E	05160 1553 F7 130F	05170 1556 FE 130E	05180 1557 86 D027 TVR4	05000 1555 34	05210 155F FA 1300	05220 1562 27 07	05230 1564 FE 130E	05240 1567 BD 10AD	05250 156A FF 130E	05260 156D 32	05270 156E 84 01	002000 1210 2/ 00 02000 1210 2/ 00	02300 1575 20 03	05310 1577 BA 132E TURS	05320 157A A7 00 TVR6	05330 157C B6 15CF	05340 157F F6 1500	05350 1582 FB 15CC	05340 1585 B9 15CB	05370 1588 B7 15CF	05380 158B F7 15D0	05390 158E 7C 1319
Is y = 32 ? .+18 No, loop back		C TICK V DUT V TUDI	stations, sur / ved Set directions.	R Do D to B, then	B to V.		- INANSFER CHARACTER Jag - Tade V Due V Unit		2 - READ CAMERA	<pre>x1 - PICTURE TO VDU</pre>	11 "Satisfactory?"	Then read in	Picture				atent/finish	X			16 bit	risht shift	five Places(/32)	10 :	Generate	, xa,	(x increment)					N Get y direction	start/finish	X				14 hit	right shift	five places(/32)		Generate		(y increment)		
£\$20 PLINE			B2D	B2VDI	B2V	0C-1	120		WAIT2	EXTVR	PDATA	£\$02	HOVT	TVCR	ġ,		XMIN	TVXMA		_		_	_		_		_			χu	DX+1	TUYMI	NIWY	TVYMA										_	_	2
CMP A BNE RTS	:		, SR	CLR	dΨ	100		5	D JSR	LDX	JSR		STA A		AULA			- Second	58 A	8 8 10	LSR A	ROR	ASR A	ROR B	ASR	ROR					STA B	LDA B	STA B	LDA A	SBA	202			ROR	ASRA	ROR	ASRA	ROR	A SR A	ROR B	STA A
1	* *			~	, ,	+ + +	17071	.*	L TUREA					TVR1																		~*	~	~												~
4 17 6 117 9			1041	F 1311	E 105/	1071 0		•	D EOB	E 1501	D E071	6 02	7 002	6 D02	× با ت	4 1001 4	7 1503	6 D021	0	٤.	4	9	~	-Q-	<u>,</u> .	۰o		0 5	. .	7 1505	7 1504	6 D023	7 1508	6 D02	01	Ļ 4	• •	, r	0	~	. •0	~	-9	7	¢	Z 15CI
1480 8 1482 2 1484 3	1 201	1 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1468 8	14BE 7	14C1 7	14C4 B	4114 D		14C9 B	14CC C	14CF B	1402 8	1404 B	1407 8	14LA 4	14DF1 F	14E0 F	14E3 B	1466 1	14E7 5	1468 4	14E9 5	14EA 4	14EB 5	1460 4	14EU 5	1455 4 4754 4 8	1467 0 1460 4	1411 0141 1411 01	14F7 B	14F5 F	14F8 F	14FB F	14FE 8	1501 1		1 2001	1505 4	1506 5	1507 4	1508 5	1509 4	150A 5	150B 4	150C 5	150D B
04320 04330 04340		04320	04380	04390	04400	04420	04430	04440	04450	04460	04470	04480	04490	04500	04620	04530	04540	04550	04560	04570	04580	04590	04600	04610	04620	04630	04940	04440	04470	04680	04690	04700	04710	04720	04730		04740	04770	04780	04790	04800	04810	04820	04830	04840	04850

Assembly Listing of LPP Software Simulator

Part 3 - Sub-routine Facilities Section (Used by Parts 1 and 2)

APPENDIX 1c

Sheet 5 of 7

'LPPSR21'

												 0						<u>ں</u>	у 	1	a			•																		
NATION OF DATA -	, 2 (YMMUQ)			- PRINT CRLF,	- PROMPT STRING,	- ACCEPT CHAR IN	- PRINT CRLF.					- TRACK AND SECTO			- 'INX' IN FORMAT	- FOR TRACK - AND	- SELIUR	Carry into hite	Yes, incr. next	byte			- INIT SOURCE AND	- RELEVANT	- PARAMETERS	"(Section)"	"Guinte of data?"		Is it T?	Vac. /		Is it D?		from terminal		And store'disk'	1.4 1.7 2		Yes,'Camera'	74 44 2	Illesal - ignore	Yes, 'dummy'
· - DESTI	\$0D,\$0A VDISK , X	4	1700	SAVEX	WAIT2	SAVEX	PDATA1	INEEE		WAITZ	044024	PDATA1	BADDR			SAVEX	SAVEA+4 FAFO	INTSI	SAVEX+1	SAVEX	SAVEX	•	SAVEX	WAIT2	SAVEX	PDATA1	CXSINIT PRFP10	E, T	51	ET2B2V SOUNDOF		£, D	0.4 1 1 1 1 1	STS	WAIT2	ED2B2V	ງ ເ	57	& TVREAD	, v , v	SINIT1+12	E.DI. IMMY
		FCB		STX STX	JSR	LDX	JSR	JSR	TAB	127	201	use Use	927		XNI S	STX		BEG	CLR	UNC INC		SI RTS	T1 STX	1SR	хал	JSR	LDX	CMP B	BNE	сох сту	RTS	CMP B	BNE	XT8	JSR	Х С С		BNE	X		BNE	LDX LDX
NIDX			*	35A PREP	OB1	35A	07E	TAC		1190	* * 10 * 15 # #	07E	047	*	TXNI	35A		0	358	35A	35A	TXNI	35A SINI	OB1	35A	07E	666 709	4	~	404 334 53		4 S1	E 710	340	081	485	1 1 1 1		409	н а7	; , o	00F
69F 20	684 44	6CC 04	002	700 FF 1	703 BD E	706 FE 1	709 BD E	70C BD E	70F 16	/ 10 / E E	11015	716 BD E	719 JE E		710 08	71D FF 1	773 84 F	725 27 0	727 7F 1	72A 7C 1	72D FE 1	65 OF/	731 FF 1	734 BD E	737 FE 1	73A BD E	730 CE 1 740 BD 1	743 C1 5	745 26 0	747 CE 1 744 FF 1	740 39	74E C1 4	750 26 0 757 BU 4	755 FF 1	758 BD E	75B CE 1	760 D1 4	762 26 0	764 CE 1	769 11 50 E	76B 26 D	7 AD CF 1
05880	02800	02910	05420	05940	05950 1	02460	02420	05980	06490		05.040	06030	06040	06050	06060	04040	06050	001100	06110 1	06120 1	06130	06140	06150	06170 1	06180 1	06190	06200 1	06220 1	06230 1	06240 1	06260 1	06270 1	06280 1	06300 1	04540	06320 1	06340 1	06350 1	09290	04540 1	1 06290	06400 1
y finished ?		Yes	LICTEMENT & L					o pouros		Yes	Get response to	"O.K. ? "	IsitY?	No.do asain		Machine addresses	of Low Resolution	interface	resisters					Variables used	in above routine				Text strings :	TORY CAMERA IMAGE	X) ? '		INACK AND SECTOR		DURCE CHARACTERS		TAL STEP IN SOURCE		F DF DATA - '	i	ISK , CAMERA ,	
£\$20 TUR7	TVR3	XP VD	DX+1	DX	Ч×	XP+1	200	XCU 8 #20	TUPP	TUR2	INEEE	٤, ۲	TVR9	TVREAD+9	TITAM	\$D020	\$D021	\$D022	\$D0/23	#D024	\$D025	\$D027		-	C	40	10	13		'SATISFAC	("Y" OR	4 	(TTOS)	4	NO. OF S	4 (HH) ~ ,	' INCREMEN	FILE (HH	4 * - SOURC	\$00, \$0A	TAPE , D	(AMMUC) X
CMP A	JMP	LDA A	ADD B	ADC A	STA A	STA B				Π Δ	JSR	CMP A	BEG	٩ ۲		N EQU	X EQU							RMB	RMB 010		RMB	RMB		FCC	1		27	FCB	D FCC	FCB	505			FCB	FCC	
		TVR7					-	_			TVRB			i	1744	TVXMI	TVXMA	TVYMI	AHYVI			TVCR	*	NIWX	NIMY	<u></u>	ž×	٩Y		XTVR1			nt 1 n K		XSRCN		XINCR		XSINI			
94 81 20 94 37 03	78 2/ V3 98 7E 152B	98 86 15CD	96 FO 1306 A1 FR 150A	A4 B9 15C9	A7 B7 15CD	AA F7 15CE	AU /U 1318	BU B6 1318 83 81 70	07 10 59	R7 75 1515	BA BD EIAC	80 81 59	BF 27 03	C1 /E 1402	C4 /F FOBI	0000	0021	D022	0023	D024	6700	D027		SC7 0001	5CB 0001	5C7 0002	CD 0002	5CF 0002		501 53		5F8 04	50 430	51C 04	51D 4E	30 04	J3E 49		565 04 366 20	57A 00	57C 54	
	22 20 20	40 15 15		70 15	80 15	90 15				40 15	50 15	60 15	70 15	80 15	11 05 0	301	20	30	6	000	0 0	80	8	90 1	4 : 9 :		49 11 11	50 15		60 15		70 11		71 06.	100 14	10 14	20 14	ļ	170 F	150 16	360 14	

VDUNDE - GET EXP PARAMETERS

Ę

134C

ы Ц

1 L C

1815 1818 1819

06910 06920 06930 06940

285

Assembly Listing of LPP Software Simulator

Part 3 - Sub-routine Facilities Section (Used by Parts 1 and 2) **GET OPP PARAMETERS** from EXP stores, - from OPP stores, IPP stores EXP stores OPP stores - from general stores, - from seneral from seneral stores, stores STORE OPP PARAMETERS to seneral stores STORE IPP PARAMETERS PARAMETERS to seneral stores STORE EXP 5 **0** ç , ı 1.1 1.1 1.1 ١ SRCE SOURCE STSE STS STS SRCNUE SRCNUE VDUNOO VDUNO DESTO VDUNO SOURCE SRCE STS STSE STSE SRCND SRCND VDUND VDUNDI SOURCE STS STBI SRCND SRCNDI VDUNO VDUNUQ DEST DTS DTS DTSO JDUN0 DTSO DTS SRCI DEST LDX STX STX STX STX STX RTS STS STS STS STS STS STS STS STX STX STX STX STX STX STX STS STX STX STX STX STX STX R * SIPPP СОРРР SEXPP SOPPP PASS : 1P, 2P, 2L, 2T * * * 1300 134E 133A 133A 1350 1350 1352 1352 1352 1354 1356 1356 1356 1358 1358 1300 1344 1334 1334 1346 1346 1348 1348 1348 1300 134C 134C 134A 134A 1340 1336 1337 1337 1300 1354 1356 1356 1356 ERRURS 00000 и к и к и к о и к и к и к о о и к и к и к с и к и к и к с и к и к и к о

 06950
 1815
 1

 06970
 1815
 1

 06970
 1825
 1

 06970
 1825
 1

 07010
 1825
 1

 07010
 1823
 1

 07010
 1823
 1

 07010
 1823
 1

 07020
 1833
 1

 07020
 1833
 1

 07030
 1833
 1

 07040
 1833
 1

 07040
 1833
 1

 07110
 1844
 1

 07110
 1844
 1

 07110
 1844
 1

 07110
 1844
 1

 07110
 1844
 1

 07110
 1844
 1

 07110
 1844
 1

 07110
 1845
 1

 07110
 1845
 1

 07110
 1845
 1

 07210
 1855
 1

 07230
 1856
 1

 07230
 1855
 1

 07230
 rotal ENTER - GET NO.OF SOURCE - CHARS. "No.?",I/P byte from terminal to 'SRCNO' - GET INCREMENTAL - IF NECESSARY Is No. = 1 ? No. "Increment ?" INIT DEST AND
 AND RELEVANT
 PARAMTERS
 "(Section)"
 "Destination ?" - isnore GET IPP PARAMETERS Yes,'dummy'.... - from IPP stores, Yes, 'disk' ... I/P byte to 'INCR' to seneral . stores Is it X ? Illesal ta it D ? Get T+S 1.1 . **EXSRCND** SAVEX Wait2 Savex Pdata1 &xdinit Prep+9 PDATA1 BYTE S11 WAIT2 &XINCR &XINCR PDATA1 PDATA1 BVTE INCR WAIT2 D3 &V2B2D DEST GETTS DTS #1800 VDUNDI SRCI SRCI STSI STSI STSI SRCNDI SRCNDI EDUMMY D5 SRCNO SRCND WAIT2 D10 £'X TINIC 02 DEBT 8, D ñ 4 ∢ ∢ < < m m LDX JSR JSR STA RTS CLUCK CLUCK CLUCK CLUCK CCUCK BRA STX STX STX STX STX STX STX STS * SINIT2 | ETINI TINID **GIPPP1 ∗** GEXPP GIPPP S11 401 410 4 8 8 g * " 161D E0/E E055 133E E081 135A E0/E 169F 1709 05 1330 I33E FF 135A BD E081 FF 135A FF 135A FF 135A FF 135A FF 133C FF 135C FF 135 135A EOB1 E081 163E E07E E055 133F 1344 1300 1346 1338 1338 1346 1348 1348 1348 1338 80 Ч 5 39 8 8 0 8 C 30 33226

06410 1772 06430 1772 06430 1772 064450 1773 064450 1773 064490 1775 064500 1778 065500 1783 065500 1783 06550 1788 06550 1788 06550 1788 06550 1788 06550 1798 06550 1798 06550 1798 06550 1798 06550 1798 06550 1798 06550 1798 06550 1798 06550 1798 06550 1798 06550 1798 06550 1798 06550 1798 06550 1798 06550 1798 06550 1788 06550 1788 06560 1778 06560 1788 06560 1788 06560 1788 06560 1788 06560 1788 06560 1778 06570 1775 06570 1775 06570 1775 06580 1775 06580 1775 06580 1775 06580 1775 06580 1775 06580 1775 06580 1775 06580 1775 06580 1775 06580 1775 06580 1700 06880 1800 06880 1800 06880 1800 06880 1800 06880 1800 06880 1800 06880 1800 06880 1800 06880 1800 06880 1800 06880 1800 06880 1800 06880 1800 06880 1800 06880 1800 06880 1800

Sheet 1 of 4

Memory Matrix Cell Addresses and Corresponding Features

for F5 Machine (3x3 bit Window Format)

512 Cells with Addresses in Range 000-1FF (Hex)

'Preferred Subset' of Cells are boxed Pairs of Cells with Crossing Number of 2 are asterisked



Sheet 2 of 4 M.M. Listings

Memory Matrix Cell Addresses and Corresponding Features for F5 Machine (3x3 bit Window Format)

512 Cells with Addresses in Range 000-1FF (Hex)

'Preferred Subset' of Cells are boxed Pairs of Cells with Crossing Number of 2 are asterisked

080	081	082	083	084	085	086	087	088	089	0 8A	088	080	080	08E	08F
				¥.	¥.	v	v	v	¥	Υ.	¥.	¥ ¥ .	**	¥¥.	¥¥.
•••	. x .	× · · ·	¥¥.	· · ·	. x .	¥	¥¥.	• • •	· · ·	¥	¥¥.	<u></u>	ÂŶ.	¥	ŶŶ.
.x.	. x.	. X.	. x .	. x.	. x.			. x.	. X.	· X .	· X .	.x.	. x.	.x.	· X .
						• ~ •	• • • •		••						
090	091	092	093	094	095	096	097	098	099	09A	09B	09C	09D	09E	09F
x	x	• • ×	x	x. x	x. x	x.x	x. x	• x x	• x x	• x x	.xx	xxx	xxx	XXX	xxx
• • •	• X •	x	xx.		.x.	X	xx.	• • •	.x.	Χ	xx.	• • •	.x.	х	xx.
• X •	.x.	• X •	.x.	.x.	.x.	.x.	.x.	• × •	•ו	• × •	•x•	•ו	·x.	.x.	•x•
000	041	0.02	042	044	045	044	047	049	049	000	CAR	040	OAD	OAF	OAF
	UNI	UHL	043	007	040	VNO	017	UNU	007				OHD		
• • •	• • •	• • •	• • •	X	X	X	X	• X •	•ו	1.X.	. X.	XX.	xx.	XX.	XX.
• • X	• XX	X•X	XXX	• • X	• XX	X•X	XXX	• • X	• X X	X . X	XXX	• • X	• XX	X · X	XXX
• X •	• × •	•ו	.x.	• × •	• X •	• × •	.x.	.x.	•x•	· ×.	• ו	• X •	.x.	• × •	• × •
						*	۴ <u> </u>							<u> </u>	·
ово	0B1	082	083	0B4	085	0 B 6	0B7	088	089	08 A	OBB	0BC	OBD	OBE	OBF
Y	Y		. ¥	v . v	v . v	v . v	V.V			~ ~		***	***	YYY	YYY
	.xx	x. x	***	<u></u>	.xx			:	:xx	x.x	***		. x x	ÎX.X	x x x
· x.		.x.	.x.	.x.		î.x.	1.x.	. x.	· x.	.x.	.x.	.x.	· X.	.x.	1.x.
						لنتنا									لــــا
000	OCI	002	0C3	004	005	006	007	008	009	0CA	OCB	000	OCD	OCE	OCF
•••				x	Χ	x	x	• X •	.x.	.x.	.x.	xx.	xx.	xx.	xx.
• • •	• X •	х	xx.	• • •	.×.	х	XX.	• • •	•ו	X	xx.		.×.	x	XX.
• * *	• * *	• * *	• x x	. x x	• * *	• * *	• * *	• * *	• * *	• * *	• X X	• X X	• x x	• * *	• x x
						_								×	¥
000	OD1	002	003	004	005	0D6	007	0D 8	009	0D A	0DB	OLIC	ODD	ODE	ODF
• • X	• • X	x	X	x.x	x.x	x.x	X.X	• X X	.xx	• X X	•xx	XXX	XXX	XXX	XXX
• • •	•ו	×	xx.	• • •	•ו	X	XX.	• • •	• X •	×	XX.		•ו	X]	XX.
• X X	• * *	• * *	• XX	• * *	• XX	• XX	• XX	• * *	• x x	• * *	• * *	• * *	• * *	• X X	• X X
OFO	OF 1	0F 2	OFB	0F4	OF5	054	057	OFA	059	OFA	OFR	050	050	OFF	OFF
			020		020	~~0	027	VLU	017	VLA	020	020	0110		
• • •	• • •	•••	• • •	X	X	X	X	• X •	• X •	• X •	• X •	xx.	XX.	XX.	XX.
•••	• * *	x. x	XXX	• • • X	• X X	X•X	xxx	•• <u>•</u> X	• * *	x.x	XXX	••X	• X X	X.X	XXX
• • •	• * *	• * *	• * *	• * *	• • • •	• * *	• * *	• * *	• * *	• * *	• * *	• * *	• * *	• * *	• * *
OFO	OF 1	OF 2	OF3	0F4	OF 5	0F6	OF7	0F8	0F9	OFA	OFB	OFC	OFD	OFE	OFF
		-							•• ·						<u> </u>
••×	• • • ¥	••×	••×	x• X	x.x	X• X	X. X	• X X	• * *	• * *	• X X	XXX	XXX	XXX	XXX
	• * * * . Y Y	. Y Y	X X X Y Y		• X X • V V	X • X	X X X	•••X	• X X	x• X	XXX	••X	• * *		XXX
• ^ ^	• • •		• • •	• ^ ^	• • •	• • •	• * *	* * *	• * *	• * *	• * *	• * *	• * *	• * *	• * *
.

APPENDIX 2a Sheet 3 of 4 M.M. Listings

Memory Matrix Cell Addresses and Corresponding Features for F5 Machine (3x3 bit Window Format)

512 Cells with Addresses in Range 000-1FF (Hex)

		'P	refe	erre	d S	ubs	et'	of	Cell	Ls a	re	boxe	ed		
Pairs	of	Ce	lls	wit	h C	ros	sing	; Nu	mber	r of	2	are	ast	eri	sked
100	101	102	103	104	105	106	107	108	109	10 A	10B	100	10D	10E	10F
• • •		•••		x	x.,	x	x	.x.	.x.	• x •	.x.	xx.	xx.	xx.	xx.
 X	.x. x	x x	xx. x	x	. X. X	x x	xx. X	x	• X • X • •	x x	xx. x	x	• X • X • •	x x	xx. x
110	111	112	113	114	115	116	117	118	119	11A	11B	11C	11D	11E	11F
• • ×	••×	•• X	• • X	x . x	x. x	x. x	x . x	• x x	• X X	• X X	• X X	XXX	XXX	XXX	XXX
x	. x. x	X X	x x . x	x	• × • × • •	x x	××. ×	x	. x. x	x x	xx. x	x	. X. X	x x	xx. x
120	121	122	123	124	125	126	127	128	129	12A	12B	120	12D	12E	12F
•••	• • • •	:.:		X	×	х	X	• x.	• X •	•x•	• X •	xx.	xx.	×ו	xx.
x	x	x	x	x	x	x	x	x	X	x	x	x	x	x	x
130	131	132	133	134	135	136	137	138	139	13A	138	13C	13D	13E	13F
¥	¥		¥	¥. Y	Y . Y	¥. ¥	¥. Y	. YY				***	***	***	***
x	.xx	x.x	xxx	îîx	.xx	x.x	ŶŶŶ	x	.xx	X.X	XXX	x	, xx	x.x	xxx
x	X	x	x	x	x	X	x	x	x	x	x	x	x	x	x
140	141	142	143	144	145	146	147	148	149	14A	14B	14C	14D	14E	14F
• • •	• • •	• • •		x	x	x	x	.x.	.x.	•x•	• X •	xx.	xx.	xx.	xx.
	• × •	X • •	xx.	•••	•ו	X	xx.	•••	• × •	X	xx.		•ו	X	xx.
X • X	X • X	x . x	x. x	X • X	X • X	x. x	x. x	x. x	x . x	x.x	x. x	x . x	x. x	X • X	x. x
150	151	152	153	154	155	156	157	158	159	15A	15B	15C	15D	15E	15F
• • X	x	x	x	x.x	x.x	x . x	x. x	.xx	. x x	• x x	.xx	xxx	xxx	XXX	XXX
•••	• X •	Χ	xx.		.x.	X	xx.		.×.	Χ	xx.	• • •	• X •	x	xx.
x.x	x. x	x. x	x. x	x. x	x.x	<u>x.x</u>	x. x	x. x	x.x	x. x	x.x	x. x	x. x	x.x	x.x
160	161	162	163	164	165	166	167	168	169	16A	16B	16C	16D	16E	16F
• • •	•••		• • •	x	x	x	x	.x.	•ו	.x.	.x.	xx.	xx.	xx.	xx.
••X	• XX	X • X	X X X X . X	••X	• X X	X • X X • X	XXX X.Y	••X	• X X	X • X	XXX	••X	• X X	X • X	XXX
	~• ^	~ • •					***		***	***	***			***	***
170	171	172	173	174	175	176	177	178	179	17A	17B	170	17D	17E	17F
x	x	x	x	x . x	x.x	x . x	x.x	.xx	• x x	• x x	• X X	XXX	xxx	XXX	XXX
••×	• x x	X • X	XXX	. • X	• X X	x · x	XXX	• • X	• X X	x . x	XXX	• • X	• X X	x.x	XXX
X • X	X • X	x. x	X • X	X . X	X • X	X • X	ו×	x.x	x.x	X • X	x. x	x. x	X•X	X · X	X·X

Sheet 4 of 4

M.M. Listings

Memory Matrix Cell Addresses and Corresponding Features

for F5 Machine (3x3 bit Window Format)

512 Cells with Addresses in Range 000-1FF (Hex)

'Preferred Subset' of Cells are boxed Pairs of Cells with Crossing Number of 2 are asterisked

180	181	182	183	184	185	186	187	188	189	18A	18B	18C	18D	18E	18F	
				v				v	U.	v	v	~~			~~	
• • •	• • •	• • •		X	X	X	X	• * •	• * •	• * •	• X •	X X •	XX.	XX.	***	
	• X •	X	XX.		• X •	X	XX.		• X •	X	XX.		• X •	X	XX.	
XX.	XX.	XX.	xx.	XX.	XX.	XX.	XX.	XX.	XX.	XX.	XX.	xx.	XX.	XX.	XX.	
190	191	192	193	194	195	196	197	178	199	17A	178	19C	19D	19E	19F	
• • X	• • X	• • X	• • X	x.x	X • X	X • X	X • X	• X X	• X X	• X X	• X X	XXX	XXX	XXX	·XXX	
	• X •	Χ	XX.		• X •	X	XX.		• X •	Χ	XX.		• X •	X	XX.	
XX.	XX.	XX.	xx.	XX.	xx.	XX.	XX.	XX.	XX.	XX.	XX.	XX.	XX.	XX.	XX.	
1A0	1A1	1A2	1A3	1A4	145	166	147	188	147	144	1AB	1AC	1AD	1AE	1AF	
				¥	¥	¥	¥	. ¥.	. ¥.	. ¥.	. ¥.	XX.	XX.	XX.	XX.	
		Y . Y				Ŷ. Y	YYY			¥. ¥	***			¥.¥	2 X Y Y	
~~~		<u></u>	- 00 <b>-</b> 1			<u></u>	~~~			~~~~	~~~		•••	Ŷ.	ŶŶ.	
***	~~•	~~•	~~•	~~•	~~•	~~•	***	~~•	~~•	~~•	~~•		~~•	~~•		
180	181	182	183	184	185	186	187	-188	189	1BA	18 <b>B</b>	1BC	1 B D	18E	1BF	
• • X	• • X	• • X	• • X	x.x	X . X	X • X	X • X	• X X	• X X	• X X	• X X	XXX	XXX	XXX	XXX	
• • X	• X X	X• X	XXX	• • X	• X X	X • X	XXX	• • X	• X X	X • X	XXX	• • X	• X X	X•X	XXX	
XX.	XX.	XX.	XX.	xx.	XX.	XX.	XX.	XX.	XX.	XX.	XX.	XX.	XX.	XX.	XX.	
10:0	1 5 . 1	10.00	10.2	104	105	164	107	108	100	104	100	100	100	105	105	
100	101	LUE	163	164	162	100	167	108	169	ILA	ICB	166		ILE	ICF	
	* * *	• • •	• • •	X	X	X	x	• x •.	• X •	• X •	•ו	XX.	XX.	XX.	XX.	
	• X •	X	XX.		• X •	X	XX.		• X •	X	XX.		• X •	X	XX.	
XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	
110	1D1	102	103	1D4	1D5	1D6	107	108	1D9	1DA	1DB	1DC	100	1DE	1DF	
<b>Y</b>	. v	×	v	<b>v</b> . <b>v</b>	<b>v</b> . <b>v</b>	<b>v</b> . <b>v</b>	<b>v</b> . <b>v</b>	~~	~~	~~	~~	~~~	~~~	~~~	~~~	
	•••	v · ·	•••	<b>^ · · ^</b>	<b>^</b>	Ŷ'^	<u></u>	• ^ ^	• 00	÷^^		~~~	^ <u>0</u> ^	÷.		
		Å • •		***		A • •	~~•		• * •	A		***	• • •	Å • •		
***	***		***	***	***	***	***	***	***	***	***	***	***	***	***	
1E0	1 E 1	122	1E3	1E4	1E5	1E6	1E7	1E8	1E9	1EA	1EB	1EC	1ED	1EE	1EF	
• • •				x	x	x.,	x	.x.	.x.	.x.	.×.	xx.	xx.	xx.	xx.	
X	• XX	X . X	XXX	X	.xx	X.X	XXX	X		X. X	XXX	X	. X X	X . X	XXX	
XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	
															~~~	
1F0	1F1	1F2	1F3	1F4	1F5	1F6	1F7	1F8	1F9	1FA	1FB	1FC	1FD	1FE	1FF	
~	~	v	~			~ ~	~ ~				~~~					
•• 5	•• *	<u>.</u>	• • X	X • X	X • X	X • X ·	X • X	• X X	• X X	• X X	• X X	XXX	XXX	XXX	XXX	,
***	* * * *	X • X	XXX	••X	• X X	X • X	XXX	• • X	• X X	X • X	XXX	• • X	• X X	X • X	XXX	ļ
***	* * *	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	XXX	

Sheet 1 of 2 M.M. Listings

Memory Matrix Cell Contents from F5 Machine

Trained to 'THIN' using Rot.+Ref. in Experiment 8

512 Cells with Addresses in Range 000-1FF (Hex)

'Preferred Subset' of Cells are boxed

000 010 020 7 030 040 050 7 040 050 7 040 050 7 040	001 ? 011 ? 021 ? 031 ? 041 ? 051 ? 061 ? 071	002 ? 012 ? 022 ? 032 ? 042 ? 042 ? 052 ? 042 ?	003 ? 013 ? 023 ? 033 ? 043 ? 043 ? 043 ? 043 ? 043 ?	004 014 ? 034 044 ? 054 ? 054 ? 054	005 ? 015 ? 025 ? 035 ? 045 ? 045 ? 045 ? 045 ?	006 016 026 ? 036 ? 046 ? 056 ? 056 ? 076	007 ? 017 ? 027 ? 037 ? 047 ? 057 ? 047 ?	008 ? 018 028 ? 038 048 ? 058 058 ? 058 ?	009 ? 019 ? 039 ? 049 ? 059 ? 059 ? 049 ?	00A ? 01A ? 02A ? 03A ? 04A ? 05A ? 06A ?	00B ? 01B ? 02B ? 03B ? 04B ? 04B ? 05B ? 07B	00C 01C 02C 7 03C 04C 7 05C 7 06C 7 07C	00D ? 01D ? 02D ? 03D 04D ? 05D ? 04D ?	00E 01E 02E ? 03E ? 04E ? 04E ? 05E ? 05E ? 07E	00F ? 01F ? 02F ? 03F 04F ? 05F ? 07F
070 •	071 ?	072 ?	073 ?	074 ?	075 ?	076 ?	077 ?	078	079	07A ?	07B ?	07C	07D •	07E	07F •

080	081	082	083	084	085	086	087	088	089	08A	08B	08C	08D	08E	08F
?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
090	091	092	093	094	095	0 96	097	098	099	09A	09B	09C	09D	09E	09F
?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
0A0	0A1	0A2	0A3	0A4	0A5	0A6	0A7	0A8	0A9	0AA	OAB	0AC	OAD	OAE	OAF
?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
080	0B1	082	0B3	0B4	085	086	0B7	088	089	0BA	OBB	OBC	obd	OBE	OBF
?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
000	0C1	0C2	0C3	0C4	0C5	0C6	0C7	0C8	0C9	0CA	0CB	0CC	OCD	OCE	OCF
	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
0D0	0U1	002	0ШЭ	0D4	0D5	006	0D7	0D8	0D9	0DA	ODB	ODC	ODD	ODE	ODF
•	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
0E0	0E1	0E2	0E3	0E4	0E5	0E6	0E7	0E8	0E9	0EA	OEB	0EC	OED	OEE	OEF
•	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
0F0 •	OF1	0F2 ?	0F3 ?	OF4 ?	0F5 ?	0F6 ?	0F7 ?	0F8 ?	0F9	OFA ?	OFB ?	OFC	OFD	OFE ?	OFF

APPENDIX 2b

Sheet 2 of 2

M.M. Listings

.

Memory Matrix Cell Contents from F5 Machine Trained to 'THIN' using Rot.+Ref. in Experiment 8

512 Cells with Addresses in Range 000-1FF (Hex)

'Preferred Subset' of Cells are boxed

 100
 101
 102
 103
 104
 105
 106
 107
 108
 107
 10A
 10B
 10C
 10D
 10E
 10F

 110
 111
 112
 113
 114
 115
 116
 117
 118
 117
 11A
 11B
 11C
 11D
 11E
 11E
 11F

 120
 121
 122
 123
 124
 125
 126
 127
 12B
 12P
 12A
 12B
 12C
 12D
 12E
 12F
 1

 180
 181
 182
 163
 184
 185
 186
 187
 188
 189
 184
 185
 186
 187
 188
 189
 184
 185
 186
 187
 188
 189
 184
 185
 186
 187
 188
 189
 184
 185
 186
 187
 188
 189
 184
 185
 186
 187
 198
 197
 194
 197
 198
 197
 194
 197
 198
 197
 194
 197
 198
 197
 194
 197
 198
 197
 194
 197
 198
 197
 194
 197
 198
 197
 194
 197
 198
 197
 194
 141
 141
 142
 143
 144
 145
 146
 147
 148
 149
 144
 148
 1467
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148
 148

Sheet 1 of 2 M.M. Listings

292

i

Memory Matrix Cell Contents from F5 Machine Trained to 'CLEAN UP' using Rot.+Ref. in Experiment 11

100 Pairs of Characters used in Training Set

512 Cells with Addresses in Range 000-1FF (Hex) Cells set to '?' (Initialisation State) are boxed

000	001	0 02 •	003 •	004	005	006 •	007 X	00 8	009 •	00A •	00В Х	00C ,	00D X	00E	00F
010	011	012 •	013	014	015	016 •	017 •	018	019 X	01A •	01B X	01C	01D •	01E •	01F X
020 •	021	022 •	023 •	024 •	025	026 •	027 X	028 ,	029 X	02A ?	02B •	02C •	02D X	02E •	02F •
030	031 X	032 •	033 Х	034 •	035 ,	036 •	037 X	038 •	037 •	АЕ0 •	03B •	03C	OBD X	03E •	03F
040	041 •	042	043 •	044 •	045 •	046 •	047 ?	048 •	049 •	04A ?	04B ?	04C	04D ?	04E ?	04F ?
050	051	052 ?	053 ?	054 •	055	056 •	057 ?	058 ,	059 •	05A ?	05B ?	05C ,	05D X	05E ?	05F X
060	061 X	062	063 X	064 •	065 ?	066 ?	067 ?	068	069 X	06A ?	06B X	06C ?	06D X	06E ?	06F X
070 •	071	072 •	073 ?	074 •	075 X	076 X	077 X	078 •	079 X	07A ?	07B X	07C	07D X	07E •	07F X

080	081	082 •	083 Х	084 •	085 •	086 •	087 X	088 •	089 •	08A ?	08B •	08C •	08D X	OBE	08F •
090	091	092	093	(194	095	096	097	098	099	09A	098	09C	090	09E	09F
•		?	?	?	?	7	?	•	X	?	X	•	7	?	X
0A0	OA1	0A2	0A3	ÚA4	0A5	0A6	0A7	0A8	0A9	0AA	OAB	OAC	OAD	OAE	·OAF
•	X	?	•	?	?	?	X	?	•	?	?	?	X		X
0B0	081	082	083	084	ÚB5	086	087	088	0B9	08A	OBB	OBC	ÓBD	OBE	OBF
•	X	?	X	?	?	?	?	•	•	•	X	?	X	•	X
0:30	0C1	0C2	х	0C4	0C5	0C6	0C7	0C8	0C9	OCA	OCB	0CC	OCD	OCE	OCF
	X	•	х	•	?	?	X	•	X	?	X	?	?	?	X
0U0	0U1	0U2	0D3	0E14	0D5	0Ľ/6	0D7	0D8	009	0DA	ODB	ODC	ODD	ODE	ODF
•	•	?	7	•	?	?	?	•	X	?	?	X	X	?	X
0E0	0E1	0E2	0E3	0E4	0E5	0E6	0E7	0E8	0E9	0EA	OEB	OEC	OED	OEE	OEF
•	•		•	?	?	?	X	•		•	X	?	X	X	X
070	OF 1	OF2	оғз	OF 4	OF5	0F6	0F7	of8	0F9	OFA	OFB	OFC	OFD	OFE	OFF
•	X	?	Х	?	X	?	X			•	X		X	X	X

Sheet 2 of 2 M.M. Listings

Memory Matrix Cell Contents from F5 Machine Trained to 'CLEAN UP' using Rot.+Ref. in Experiment 11

100 Pairs of Characters used in Training Set

512 Cells with Addresses in Range 000-1FF (Hex) Cells set to '?' (Initialisation State) are boxed

100	101 •	102 •	103 X	104 •	105 •	106	107	108	109	10A •	10B X	10C	10D •	10E	10F X
110	111	112	113 ?	114	115 •	116	117 X	118	119 ?	11A ?	11B X	11C •	11D X	11E •	11F X
120 •	121	122	123 X	124 ?	125 ?	126	127 ?	128 ?	129 ?	12A ?	128 X	12C ?	12D ?	12E ?	12F X
130	131	132	133	134	135	136	137	138	139	13A	13B	13C	13D	13E	13F
•	?	?	?		?	X	X	?	?	?	X	?	X	•	X
140	141	142	143	144	145	146	147	148	149	14A	14B	14C	14D	14E	14F
•	•	•	•	•	•	•	X	?	?	?	?		?	?	X
150	151	152	153	154	155	156	157	158	159	15A	15B	15C	15D	15E	15F
•	•	•	?	?	?	?	?	•	?	?	?	?	?	?	X
160	161	162	163	164	165	166	167	168	169	16A	16B	16C	16D	16E	16F
	•	•	X	•	?	X	X	?	?	?	?	?	?	?	X
170	171	172	173	174	175	176	177	178	179	17A	179	17C	17D	17E	17F
•	X	X	X	?	?	?	X	7	X	?	X	?	X	•	X

180	181	182	183	184	185	186	187	188	189	18A	18B	18C	18D	18E	18F
•	X	•	•	•	•	•	X	• .	X	•	•	•	X	•	•
190	191	192	193	194	195	196	197	198	199	19A	19B	19C	19D	19E	19F
•	?	?	?	•	?	?	X	?	?	?	X	X	X	•	X
1A0	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1AA	1AB	1AC	1AD	1AE	1AF
•	X	•	•	?	?	?	X	?	X	•	X	?	?	•	∙X
1B0	1B1	182	183	184	1B5	186	187	188	189	1BA	188	1BC	1BD	1BE	1BF
?	X	?	X	?	?	?	X	?	X	X	X	?	X	X	X
100	1C1 •	102	1C3 X	1C4 •	1C5 X	1C6 •	1C7 X	1C8	1C9 ?	1CA ?	1CB X	1CC X	1CD X	1CE	1CF X
1D0	1D1	102	103	1D4	1D5	1 D6	107	1D8	1D9	1DA	1DB	1DC	1DD	1DE	1DF
•	X	?	X	?	?	?	X	X	X	?	X	?	X	•	X
1£0	1E1	1E2	1E3	1E4	1E5	1E6	1E7	1E8	1E9	1EA	1EB	1EC	1ED	1EE	1EF
•	X	•		?	X	•	X	?	X	•	X	?	X	X	X
160	1F1 X	1F2	1F3 X	1F4 ?	1F5 X	1F6	1F7 X	1F8 •	1F9 X	1FA X	1FB X	1FC	1FD X	1FE X	1FF X

Sheet 1 of 2

Memory Matrix Cell Contents from F5 Machine Trained to 'EDGE FIND' using Rot.+Ref. in Experiment 12

This M.M. was 'keyed in' by operator and is consequently NOT the result of training by example

512 Cells with Addresses in Range 000-1FF (Hex) 'Preferred Subset' of Cells are boxed

000	001 X	002	коо Х	004	005 X	006	007 X	800 •	009 X	00A •	X OOB	00C	00D X	COE •	
010 •	011 X	012	013 X	014 •	015 X	016	017 X	018 •	019 X	01A ,	01B X	01C •	01D X	01E •	O1F X
020	021 X	022 •	023 X	024	025 X	026	027 X	028 •	029 X	02A •	02B	02C ,	02D X	02E •	02F X
030 •	031 X	032 •	x x	034 •	035 X	036 •	037 X	038 •	039 X	АЕ0 •	03B X	03C •	03D X	03E •	O3F X
040 •	041 X	042 •	043 X	044 •	045 X	046 •	047 X	048 •	049 X	04A •	04B X	04C •	04D X	04E •	04F X
050 •	051 X	052	053 X	054 •	055 X	056	057 X	058	059 X	05A	05B X	05C	05D X	05E •	05F X
060 •	061 X	062 •	063 X	064	065 X	066	067 X	068 •	069 X	06A •	06B •	060	06D •	06E •	06F •
070	071 X	072 •	073 X	074 •	075 X	076	077 X	078 [°]	079 X	07A	07B •	07C	07 D X	07E	07F X

080	081 X	082 •	083 X	084 •	085 X	086 •	087 X	088 •	089 X	08A •	08B •	08C •	08D X	08E •	08F X
040 •	091 X	092 •	093 X	094 •	095 X	096 •	097 X	098 •	099 X	09A •	09B •	09C •	09D X	09E •	09F
0A0 •	0A1 X	0A2 •	640 •	0A4 •	0A5 X	0A6 •	0A7 •	0A8 •	0A9 •	0AA •	OAB	0AC •	0AD	OAE •	OAF
• 0B0	OB1 X	0B2	083 •	0B4 •	085 X	0В6 •	0B7 •	088 •	089 X	0BA •	OBB	0BC •	OBD •	OBE •	OBF •
0000	0C1 X	0C2 •	осз х	0C4 •	0C5 X	006	0C7 •	0C8 •	0C9 X	0CA •	0CB	0CC •	OCD X	OCE	OCF
000	0D1 X	0[2 ,	OD3 X	0D4 •	0D5 X	0D6 •	0107 X	OD8	0D9 X	0DA •	ODB ·	ODC •	ODD X	ODE •	ODF X
0E0 •	OE1 X	0E2	0E3 X	0E4 •	0E5 X	0E6 •	0E7 •	0E8 •	0E9 X	QEA.	OEB	OEC •	OED •	OEE •	ŐEF
OFO •	OF 1 X	0F2	OF3	OF4	OF5 X	OF6	0F7 X	OF8	OF9 X	OFA •	OFB	OFC	OFD X	OFE •	OFF •

Sheet 2 of 2

M.M. Listings

.

Memory Matrix Cell Contents from F5 Machine Trained to 'EDGE FIND' using Rot.+Ref. in Experiment 12 This M.M. was 'keyed in' by operator and is consequently

NOT the result of training by example

512 Cells with Addresses in Range 000-1FF (Hex) 'Preferred Subset' of Cells are boxed

100 101 102 103 104 105 106 107 108 109 10A 10B 10C 10D 10E 10F 110 111 112 113 114 115 116 117 118 119 11A 11B 11C 11D 11E 11F 120 121 122 123 124 125 126 127 128 129 12A 12B 12C 12D 12E 12F 130 131 132 133 134 135 136 137 138 139 13A 13B 13C 13D 13E 13F 140 141 142 143 144 145 146 147 148 149 14A 14B 14C 14D 14E 14F 15F 150 151 152 153 154 155 156 157 158 159 15A 15B 15C 15D 15E X X X . . X х 160 161 162 163 164 165 166 167 168 169 16A 16B 16C 16D 16E 16F X X X X X X 170 171 172 173 174 175 176 177 178 179 17A 17B 17C 17D 17E 17F • | × X X x х X . . •

180 181 182 183 184 185 186 187 188 187 18A 18B 18C 18D 18E 18F 190 191 192 193 194 195 196 197 198 199 19A 19B 19C 19D 19E 19F 1A0 1A1 1A2 1A3 1A4 1A5 1A6 1A7 1A8 1A9 1AA 1AB 1AC 1AD 1AE '1AF 1B0 1B1 1B2 1B3 1B4 1B5 1B6 1B7 1B8 1B9 1BA 1BB 1BC 1BD 1BE 1BF X 1CC 1CD 1CE 1CF 1C0 1C1 1C2 1C3 1C4 1C5 1C6 1C7 1C8 1C9 1CA 1CB 100 101 102 103 104 105 106 107 108 109 1DA 1DB 1DC 1DD 1DE 1DF 1E0 1E1 1E2 1E3 1E4 1E5 1E6 1E7 1E8 1E9 1EA 1EB 1EC 1ED 1EE 1EF 1F0 1F1 1F2 1F3 1F4 1F5 1F6 1F7 1F8 1F9 1FA 1FB 1FC 1FD 1FE 1FF